

18 clocks: leading 0, 14 data bits (MSB first), 3 zeros. After the 18th clock CS rises; at least 95 ns of acquisition follow.