



CMP

Key:

u(<) : Unsigned less than
u(>=) : Unsigned greater than equal to



JMP Logic



Forwarding Unit Logic

Inputs:

idex_ireg_out.rs1
idex_ireg_out.rs2
exmem_ireg_out.rd
memwb_ireg_out.rd

Outputs:

rs1forw_mux_sel
rs2forw_mux_sel

Defaults:

rs1forw_mux_sel = forw_mux::idex_rs1reg_out
rs2forw_mux_sel = forw_mux::idex_rs1reg_out


```
if exmem_ctrlreg_out.regfile_ld & (exmem_ireg_out.rd != 0)
  & (exmem_ireg_out.rd = idex_ireg_out.rs1))
  & (exmem_ireg_out.rd = idex_ireg_out.rs1))
  rs1forw_mux_sel = forw_mux::exmem_alureg_out
```

```
if exmem_ctrlreg_out.regfile_ld & (exmem_ireg_out.rd != 0)
  & (exmem_ireg_out.rd = idex_ireg_out.rs2))
  rs2forw_mux_sel = forw_mux::exmem_alureg_out
```


```
if (memwb_ctrlreg_out.regfile_ld & (memwb_ireg_out.rd != 0)
  & !(exmem_ctrlreg_out.regfile_ld & (exmem_ireg_out.rd != 0)
  & (exmem_ireg_out.rd != idex_ireg_out.rs1))
  & (memwb_ireg_out.rd = idex_ireg_out.rs1))
  rs1forw_mux_sel = forw_mux::regfile_wdata
```

```
if (memwb_ctrlreg_out.regfile_ld & (memwb_ireg_out.rd != 0)
  & !(exmem_ctrlreg_out.regfile_ld & (exmem_ireg_out.rd != 0)
  & (exmem_ireg_out.rd != idex_ireg_out.rs1))
  & (memwb_ireg_out.rd = idex_ireg_out.rs1))
  rs1forw_mux_sel = forw_mux::regfile_wdata
```


Memory Hierarchy



Arbiter



Arbiter Control Unit State Machine



Bit representation in State Machine (L to R):

Bit 0: icache_read
 Bit 1: dcache_read
 Bit 2: dcache_write
 Bit 3: mem_resp

Output at each state:

do_nothing

- mem_read = 0
- mem_write = 0
- addr_sel = addr_mux::icache_address
- rdata_sel = rdata_mux::icache_rdata
- icache_resp = 0
- dcache_resp = 0

icache_read

- mem_read = 1
- mem_write = 0
- addr_sel = addr_mux::icache_address
- rdata_sel = rdata_mux::icache_rdata
- icache_resp = mem_resp
- dcache_resp = 0

dcache_read

- mem_read = 1
- mem_write = 0
- addr_sel = addr_mux::dcache_address
- rdata_sel = rdata_mux::dcache_rdata
- dcache_resp = mem_resp
- icache_resp = 0

dcache_write

- mem_read = 0
- mem_write = 1
- addr_sel = addr_mux::dcache_address
- rdata_sel = rdata_mux::dcache_rdata
- dcache_resp = mem_resp
- icache_resp = 0