
Due Dates and Announcements

- 1. Report should include demonstration of working CPU (waveform simulator, or video of the board in action) Upload report on eCampus
 - 1. Deadline Monday December 4th
 - 2. Try not to wait until the last minute
 - Explain how it all works together/what each component does in your own words (follow "Contents of Report" on eCampus for more details)
- 2. "Lab Portfolio" submission Friday December 8th

Project Overview

A microprocessor can


- be modeled as a programmable state machine
- perform operations that are stored in memory.




Project Overview

Operationally the microprocessor...

- 1. Retrieves an instruction from memory
- 2. Decodes the instruction to determine what actions need to be performed
- 3. Performs the necessary actions
- 4. Begins retrieving the next instruction
 - i.e. starts back at #1




Simplified CPU Architecture




Pros *and* Cons of this project:
It can be completely coded at home.

Simplified CPU Architecture



Pros and
Cons of
this
project:
It can be
completely
coded at
home.


Full CPU Architecture





Your job!


See my "in-depth notes" to get started on expanding this diagram

Fetch Instruction











Described to you on page 19







This is the add

Instruction!

decoded opcode = 001

Described to you on page 20





This is the store Instruction! decoded opcode = 010

Mem contents that are hardcoded into our VHDL for us – hardcoding the values same as we did with the RAM experiment

		Memo	ory Data					
RAM	Binary	OpCode	Address	Value	Accumulator			
0	00000101							
2	00100011 01000111	Pin Outputs						
3	00000111	Show the output on LEDs for the following: aOut (Accumulator Output) irOutput (IR Output) pcOUT (PC Output) Set the clk to a pushbutton to increment each instruction						
4	00101000							
5	00000110							
6	00010100	from mem						
7	00001101		are shown on 7-	Segment Display	/s +5 Bonus			
8	0000001	Points						

We fetch the first instruction in address 0 and parse it

- First 3 MSBs represent the OpCode
- Last 5 bits represents another address in memory

Looks like this first instruction will *load* the memory *contents* in address 5 in the accumulator

		Memoi	ry Data		
RAM	Binary	OpCode	Address	Value	Accumulator
0	00000101	000 – loadA	00101 - 5		
1	00100011				
2	01000111				
3	00000111				
4	00101000				
5	00000110	→	- 6 ₁₀		
6	00010100				
7	01010101				
8	00000001				
	l				

We fetch the first instruction in address 0 and parse it

- First 3 MSBs represent the OpCode
- Last 5 bits represents another address in memory

Looks like this first instruction will *load* the memory *contents* in address 5 in the accumulator

		Memor	ry Data		
RAM	Binary	OpCode	Address	Value	Accumulator
0	00000101	000 – loadA	00101 - 5	6	6
1	00100011				
2	01000111				
3	00000111				
4	00101000				
5	00000110				
6	00010100				
7	01010101				
8	00000001				
8	0000001				

We fetch the 2nd instruction in address 1 and parse it

		Memor	y Data		
RAM	Binary	OpCode	Address	Value	Accumulator
0	00000101	000 – loadA	00101 – 5	6	6
1	00100011				
2	01000111				
3	00000111				
4	00101000				
5	00000110				
6	00010100				
7	01010101				
8	00000001				
	l				

We fetch the 2nd instruction in address 1 and parse it

- First 3 MSBs represent the OpCode
- Last 5 bits represents another address in memory

Looks like this instruction will *add* the memory *contents* in address 6 *with* the amount currently stored in the accumulator (which is 10)

		Memor	ry Data		
RAM	Binary	OpCode	Address	Value	Accumulator
0	00000101	000 – IoadA	00101 - 5	6	6
1	00100011	001 – addA	00011 – 3		
2	01000111				
3	00000111	•	7 ₁₀		
4	00101000				
5	00000110				
6	00010100				
7	01010101				
8	0000001				

We fetch the 2nd instruction in address 1 and parse it

- First 3 MSBs represent the OpCode
- Last 5 bits represents another address in memory

Looks like this instruction will *add* the memory *contents* in address 6 *with* the amount currently stored in the accumulator (which is 10)

		Memor	ry Data		
RAM	Binary	OpCode	Address	Value	Accumulator
0	00000101	000 – IoadA	00101 - 5	6	6
1	00100011	001 – addA	00011 – 3	7	13
2	01000111				
3	00000111		7 ₁₀		
4	00101000				
5	00000110				
6	00010100				
7	01010101				
8	0000001				

We fetch the 3rd instruction in address 2 and parse it

- First 3 MSBs represent the OpCode
- Last 5 bits represents another address in memory

Looks like this instruction will *store* the current accumulator value in memory at address 7

			Memor	y Data		
1 00100011 001 - addA 00011 - 3 7 13 2 01000111 010 - storeA 00111 - 7 3 00000111 4 00101000	RAM	Binary	OpCode	Address	Value	Accumulator
2 01000111 010 – storeA 00111 – 7 3 00000111 4 00101000	0	00000101	000 – IoadA	00101 - 5	6	6
3 00000111 4 00101000	1	00100011	001 – addA	00011 – 3	7	13
4 00101000	2	01000111	010 – storeA	00111 – 7		
	3	00000111				
5 00000110	4	00101000				
	5	00000110				
6 00010100	6	00010100				
7 01010101	7	01010101				
8 0000001	8	0000001				

We fetch the 3rd instruction in address 2 and parse it

- First 3 MSBs represent the OpCode
- Last 5 bits represents another address in memory

Looks like this instruction will store the current accumulator value in memory at address 7

Memory Data							
RAM	Binary	OpCode	Address	Value	Accumulator		
0	00000101	000 – loadA	00101 - 5	6	6		
1	00100011	001 – addA	00011 – 3	7	13		
2	01000111	010 – storeA	00111 - 7	13			
3	00000111	000 – loadA	00111 – 7	30	30		
4	00101000	001 – addA	01000 – 8	1	31		
5	00000110						
6	00010100						
7	00001101	→ Was 0	1010101, now <mark>0</mark> 0	0001101			
8	0000001						