

A 10-Bit, 140 MS/s, 0.88 mW Fully-Differential Asynchronous SAR ADC in 90 nm CMOS

Nihar Ahire, *Student Member, IEEE*, Aiden Duncanson, *Student Member, IEEE*,
and Austin Rothschild, *Student Member, IEEE*

Abstract—A 10-bit, 140 MS/s, fully-differential, asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) in 90 nm CMOS is presented. The design utilizes top-plate sampling, a monotonic, split capacitor digital-to-analog (DAC) switching scheme, a small unit capacitance (2.5 fF), and a high-speed, multi-stage comparator to achieve a SNDR of 56.2 dB at Nyquist, consuming 0.88 mW of power and resulting in a figure of merit (FOM) of 4.49×10^{-20} W/Hz².

Index Terms—Analog-to-digital converter, successive approximation register, low power, asynchronous.

I. INTRODUCTION

THE successive approximation register (SAR) analog-to-digital converter (ADC) offers excellent power efficiency and minimal area overhead for applications requiring medium resolution (8 to 10 bits) and moderate operating speed [1]. The application considered in this work calls for an SNDR exceeding 55 dB at Nyquist rate inputs and a moderate sampling frequency, f_s , and thus is well suited to the SAR architecture.

The objective of this design is to achieve a high f_s , at a low average power consumption, P , accomplished by minimizing the FOM given by Eq. 1, while still meeting the SNDR requirement.

$$FOM = \frac{P}{f_s^2} \quad (1)$$

To reduce power consumption, top-plate sampling is used, thereby removing the need for the MSB capacitor and lowering the sampling capacitance by a factor of two. A monotonic, split capacitor switching scheme is employed to achieve symmetric switching and maintain a fairly constant common-mode voltage at the input of the comparator, while reducing switching power, inspired by [2] and [3]. The input sampling switch is bootstrapped in order to achieve high linearity and bandwidth. A high-speed triple-stage dynamic comparator is paired with asynchronous SAR logic to operate the ADC at a higher f_s than would otherwise be achievable with synchronous timing for a fixed metastability rate. Finally, a fully differential implementation is chosen for its strong common-mode noise rejection, reduced even order nonlinearity, and improved SNR to help meet the SNDR specification.

This paper is organized as follows. Section II describes the ADC sub-block design considerations, circuit realizations, and system level implications. Section III presents simulation




Fig. 1. Proposed asynchronous SAR ADC block diagram.

results and achieved performance. Conclusions are given in Section IV.

II. ADC SUB-BLOCKS

The fundamental functional blocks of this SAR ADC are the track and hold (T/H) circuit, the comparator, the capacitive DAC (CDAC), and the asynchronous SAR logic, as seen in Fig. 1. Each block's design considerations and tradeoffs are described in the following subsections.

A. Bootstrapped Track and Hold

The performance of a high-speed ADC is closely tied to the accuracy with which it can capture the input signal during sampling. To achieve this, ADCs rely heavily on the bootstrapped switch, which plays an important role in preserving signal fidelity, directly impacting both the maximum achievable sampling rate and resolution. The on-resistance of a transistor is dependent on its gate-to-source voltage, resulting in distortion of the input signal during sampling. If an NMOS is used as the sampling switch with the input signal driving the source and the gate connected to a clock signal, the on-resistance (R_{on}) is given by Eq. 2.

$$R_{on} = \frac{1}{\mu_n C_{ox} \frac{W_n}{L_n} (V_{Clk} - V_{in} - V_{tn})} \quad (2)$$

Thus, R_{on} exhibits signal-dependent dynamics, increasing with larger V_{in} , resulting in distortion of the sampled signal. Using a transmission gate to remedy the situation is not

The authors are with the Department of Electrical Engineering, Stanford University, Stanford, USA (e-mail: nihar30@stanford.edu; af-dunc@stanford.edu; austinxr@stanford.edu).

Manuscript received Dec 3, 2025.

where g_m is the transconductance, V_{th} is the threshold voltage, and I_{CM} is the common-mode bias current during each of the respective gain stage's amplification windows. Since the amplifier is dynamic, these operating points are time-varying and must be extracted via transient analysis. This is done for the case of a small input signal after the comparator has been reset, with the transient waveforms in Fig. 6 used for operating point extraction. The cascaded gain of $A_v = 27.75$ is sufficiently high to regenerate signals close to the LSB when clocking the comparator between 1 – 2 GHz. More gain is allocated to the first stage in order to achieve low input referred noise, at the expense of higher first-stage power.

An explicit expression for the total input-noise from the comparator is not readily available for this topology. Noting the analysis in [11], we attribute most of the input referred noise due to the first-stage, since the later stages noise contributions are attenuated by A_{v1} . Thus, we approximate the input referred noise following the approach used in the analysis of the StrongARM latch:

$$\sigma_n^2 = \frac{8kT\gamma}{C_{P,Q}} \cdot \frac{g_{m1}V_{TH1}}{I_{CM1}} \cdot \frac{1}{A_{v1}^2} \quad (7)$$

where $C_{P,Q}$ are the capacitance's at the drains of M1p and M1n. An initial sizing is chosen to achieve $\sigma_n \approx 0.6 \text{ mV}_{\text{rms}}$, which would yield an SNR of 58.4 dB considering only comparator noise, quantization noise, and kT/C noise arising from the CDAC. This target provides sufficient margin for thermal noise introduced by other components, distortion tones, and increased noise folding at higher f_s . The true comparator input referred noise is extracted via a transient noise simulation with $FMAX = \frac{10}{2\pi\tau_{comp}} \approx 159 \text{ GHz}$. The procedure outlined in [10] is used, whereby the comparator decisions in the presence of noise are recorded over 1000 independent simulation trials for four different differential input values of -1 mV , $-200 \mu\text{V}$, $200 \mu\text{V}$, and 1 mV . The comparator output high probabilities on each input are then used to fit an error-function (ERF) response curve given by Eq. 8 below:

$$\begin{aligned} p(v_{din}) = \mathbb{E}[v_o] &= \frac{1}{\sqrt{2\pi}\sigma_n} \int_{-\infty}^{+\infty} v_o e^{-v_n^2/(2\sigma_n^2)} dv_n \\ &= \frac{1 + \text{erf}\left(\frac{v_{din}}{\sqrt{2}\sigma_n}\right)}{2} \end{aligned} \quad (8)$$

The ERF curve for the proposed design is shown in Fig. 7, with the extracted input referred noise voltage $\sigma_n \approx 0.57 \text{ mV}_{\text{rms}}$.

2) *Comparator Metastability:* As noted in [12], the probability of a metastable comparator event scales as $P_{meta} \propto e^{-BN}$ for asynchronous SAR ADCs, as opposed to just e^{-N} which is the case for synchronous designs. With the comparator regeneration time for the hard decision and cascaded amplification gain known, the metastability rate of the asynchronous SAR ADC can be analytically verified:

$$P_{meta} = \frac{v_{id,min}}{2} \cdot \frac{V_{FS}}{2^B} = \frac{V_{DD}}{A_v} \cdot e^{-(B/(2f_c\tau))} \cdot \frac{2^{B+1}}{V_{FS}} \quad (9)$$




Fig. 5. Extracted worst-case comparator regeneration time for a differential input signal of $v_{id} = 100 \mu\text{V}$ when loaded by the comparator's output buffer.




Fig. 6. Transient response of comparator node voltages (loaded by output buffer) with a fixed differential DC input of $v_{id} = 100 \mu\text{V}$ and a common mode of $V_{CM} = 0.5 \text{ V}$.




Fig. 7. Extraction of comparator input referred noise voltage by fitting of the error function (ERF).




Fig. 8. Overdrive recovery test (ORT) of the proposed comparator when synchronously operated at $f_c = 1.68$ GHz (corresponding to $f_s = 140$ MHz). In the ORT, a maximum differential input of $v_{id} = V_{DD}$ is applied, followed by $v_{id} = +\text{LSB}$, $v_{id} = V_{DD}$, and finally $v_{id} = -\text{LSB}$ in sequential clock cycles.

Solving for f_c yields the maximum allowable comparator clock frequency such that $P_{meta} = 10^{-7}$:

$$f_c = -\frac{B}{2\tau} \cdot \left[\ln \left(\frac{P_{meta} \cdot A_v \cdot V_{FS}}{V_{DD} \cdot 2^{B+1}} \right) \right]^{-1} \approx 28.3 \text{ GHz} \quad (10)$$

Reserving two clock cycles for the sampler tracking time, the maximum theoretical sample rate is $f_{s,\max} \approx 2.36$ GHz. The implemented sample rate is substantially lower at $f_s = 140$ MHz, and is limited by SNDR performance of the entire SAR ADC.

3) *Overdrive Recovery*: To demonstrate the robustness of the proposed comparator, an overdrive recovery test (ORT) is executed at the sample rate of $f_s = 140$ MHz to test if the comparator successfully returns to its normal operating point after being driven far beyond its linear input range. The speed of a comparator is often limited by overdrive recovery, as this captures the nonlinear memory effects due to insufficient comparator resets, which may lead to wrong output decisions [13]. The ORT is performed using synchronous operation, as this conservatively stresses the performance of the comparator. As shown in Fig. 8, the proposed comparator successfully passes the ORT at the design sample rate of 140 MS/s.




Fig. 9. DAC switching.

C. Capacitive DAC

The Capacitive DAC (CDAC) is implemented as a split capacitor array (two binary weighted arrays sharing the same top-plate node) so that the symmetric, monotonic switching scheme can be used, as described in [2]. Top-plate sampling allows for the first comparison to be setup immediately after the track and hold block has held onto the current sample. Accordingly, the MSB capacitance of the CDAC can be removed, so a 9-bit CDAC is used, yielding significant power savings. Note that an ADC resolution of 10 bits was selected so that a SNDR near 55 dB was achievable after degradation of the 62 dB SQNR by thermal noise and circuit nonlinearities. The monotonic switching scheme is chosen due to its further power savings. Finally, the split capacitor implementation, as illustrated by Fig. 9 (courtesy of [3]) keeps the common mode on the CDAC roughly constant, easing the Common Mode Rejection Ratio (CMRR) and headroom requirements of the comparator.

The capacitors are implemented with MIM-capacitors possessing a 1% top-plate parasitic capacitance to substrate and a 10% bottom-plate parasitic capacitance to substrate. Due to technology limitations, a C_{min} of 2.5 fF is the lower bound for the unit capacitance available for the design. The primary trade-off with the unit capacitor sizing (not considering mismatch) is between the CDAC power consumption and kT/C sampling noise. Larger capacitance consumes more power, however also reduces the sampling noise. Significant effort in making the comparator low-noise allowed for using C_{min} , thus saving power. It is important to note that if mismatch is a factor, as is typically the case, the unit capacitance may need to be increased or other system level approaches may need to be adopted to meet linearity requirements.

A V_{ref} of 1 V (near V_{DD} of 1.2 V) was chosen to help ease the thermal noise requirements of the ADC (which often has significant contribution from the comparator), as larger signal swing improves SNR. However, the tradeoff is that the larger swing necessitates system linearity over a wider range, which increases T/H design complexity and consumes more power. Though not relevant here, in practice V_{ref} is kept below V_{DD} by some margin to ease the headroom requirements of the amplifier that typically precedes the ADC.




Fig. 10. Asynchronous conversion timing diagram with comparison to synchronous conversion.

For the chosen architecture, V_{FS} can be expressed as

$$V_{FS} = 2 \left(V_{ref} \times \frac{C_{DAC}}{C_{DAC} + C_P} \right) \quad (11)$$

where C_{DAC} is the CDAC capacitance and C_P is the parasitic capacitance at the top-plate node. Contributions to C_P include parasitics from the T/H, MIM-cap top-plate, and the comparator input. Using Eq. 11, a V_{FS} of 1.95 V is found.

The CDAC switch connecting the bottom plate of each CDAC capacitor to either V_{ref} or V_{SS} is implemented as an inverter. The PMOS pulls the bottom-plate to V_{ref} and the NMOS to V_{SS} with the width sizing of each device chosen such that the CDAC settles (for either a connection to V_{ref} or V_{SS}) before the next comparison by the comparator. Minimum length devices are used to minimize the on-resistance. The primary tradeoff in the inverter sizing is that wider devices improve the DAC settling time during redistribution, but also increase the SAR logic load, and thus delay. As a result, an optimum sizing exists that minimizes the combined delay, noting that the optimum is shallow so extreme precision is not necessary [3].

D. Asynchronous SAR Logic

The primary motivation for operating the ADC asynchronously is that it allows for a significant increase in f_s for the same metastability probability requirement. Synchronous operation allocates sufficient time for the comparator to resolve a “hard comparison” for each comparison window, whether it is needed or not, since there is no easy way to know if a comparison will be difficult apriori. In contrast, the asynchronous approach allocates just the amount of time needed for the comparator to resolve. Since most comparisons within a conversion are “easy” and resolve quickly, substantial time savings accrue for asynchronous operation, enabling higher f_s operation. Fig. 10 shows a timing diagram containing critical waveforms for a typical ADC conversion with corresponding circuit nodes shown in Fig. 1.


In this ADC implementation the T/H clock, ϕ_s , is generated as 1.5 clock periods of an external clock, ϕ_{ext} , which itself

runs at a frequency 12 times greater than f_s . This was chosen to reduce the ADC timing design complexity. However, in practice, many asynchronous designs only use the rising edge of an ADC conversion sampling clock running at f_s to save power and simplify external clock generation [14]. In such cases, delay lines are often used to generate the pulse needed during the track phase of the conversion.


Once ϕ_s goes low, after the propagation delay of the three input NOR gate in Fig. 1, the comparator clock, ϕ_c , goes high. This causes the comparator to evaluate its input, and after sufficient regeneration time and the propagation delay through the comparator output buffer, a resolved, digital signal is presented to the SAR logic and the NAND gate. After the propagation delay through the NAND gate, the *comp_done* signal goes high, forcing ϕ_c to go low and enabling the SAR logic to begin switching the next capacitor as required to setup the next comparison in the binary search process. Because ϕ_c is low, the comparator resets causing both of its outputs to go high. After associated gate delays, *comp_done* goes low, which creates a rising edge of ϕ_c and completes the process of generating one comparator clock pulse.

Notably, this clock generation is self-sustaining and will continue even after the ten comparisons have occurred unless intervened. Thus, after the final comparison of the conversion, the SAR logic generates an End-of-Conversion signal, *EOC*, that forces ϕ_c to stay low until the next ADC conversion. When ϕ_s goes high, *EOC* is reset to low to prepare for the next conversion, however ϕ_s also forces ϕ_c low so that the comparator does not start comparing until after the T/H has held onto the sample.


Despite asynchronous operation being faster than synchronous, there are still limitations on the timing generation. As just described, the generation of ϕ_c depends on the propagation delays of gates in the loop, and the regeneration and reset durations of the comparator. Even if the CDAC could settle immediately after switching, the delays of gates in the loop pose a fundamental limitation on the maximum f_s that can be synthesized. After optimizing the gates and comparator buffer to minimize delay, we achieved a maximum f_s of 140 MHz. The T/H and CDAC switches were accordingly sized




(a) Low-frequency input (noiseless)



(b) Nyquist input (noiseless)



(c) Low-frequency input (with noise)



(d) Nyquist input (with noise)

Fig. 11. Measured output spectrum, SQDR/SNDR, and SFDR from transient simulations. Top row: noiseless simulations. Bottom row: simulations with noise.

to ensure sufficient settling of the CDAC to meet the SNDR specification.

An important consideration in a design that would be fabricated is the robustness of the timing generation across process, voltage, and temperature (PVT). Since the generation of ϕ_c depends on gate delays which can vary substantially across PVT, it becomes more involved to ensure that the CDAC has enough time to settle and that ten comparisons will occur before the next ADC sample.

III. SIMULATION RESULTS

The design described in the previous section was implemented in Cadence Virtuoso and simulated under multiple test conditions to evaluate the ADC performance. Fig. 11 shows the measured output spectrum of transient simulations of the ADC operating at a f_s of 140 MHz and for a full-scale input signal at low frequency and near Nyquist with and without noise. SNDRs of 56.8 dB and 56.2 dB and SFDRs of 64.5 dB and 65.6 dB were achieved for low-frequency and Nyquist input signals respectively, indicating that the design meets the SNDR specification. See Appendix A for the testbench used.

TABLE I
POWER BREAKDOWN BY ADC SUB-BLOCK

ADC Sub-Block	Average Power (μW)	Percent of Total (%)
T/H	25	2.8
CDAC	181	20.6
Comparator + Buffer	310	35.2
SAR Logic + Timing	364	41.4
Total	880	100

The average power of each ADC sub-block is given by Table I. Each average power was obtained by determining the average current from the supply for the sub-block for 30 ADC conversions, then multiplying it by the supply voltage. The input signal was full-scale and just below Nyquist frequency, with f_s set at 140 MHz. It is seen that the T/H's power consumption is very minor, the contribution of the CDAC is moderate, while the comparator and SAR logic and timing blocks consume the majority of the power.

TABLE II
SPECIFICATIONS ACHIEVED

Specification	Achieved Result
Technology (nm)	90
Supply Voltage (V)	1.2
V_{ref} (V)	1
Full Scale Range (V)	1.95
Input CM Voltage (V)	0.50
Unit Capacitance (fF)	2.5
Sampling Capacitance (pF)	1.28
Resolution (bits)	10
f_s (MS/s)	140
SNDR at LF (dB)	56.8
SNDR at Nyq (dB)	56.2
SFDR at Nyq (dB)	65.6
ENOB	9.04
Average Power (μW)	880
FOM (W/Hz^2)	4.49×10^{-20}
FOM _W (fJ/con-step)	12
FOM _S (dB)	165
Metastability Rate	$< 10^{-7}$

IV. CONCLUSION

This work presented the complete design and validation of a fully-differential asynchronous SAR ADC in 90 nm CMOS technology. A high-linearity bootstrapped track and hold stage, followed by a high-speed triple-stage dynamic comparator were optimized to enable high sampling rates at moderate power consumption. Asynchronous SAR logic was implemented in order to realize the highest possible sampling speeds for a target metastability rate of 10^{-7} . Table II consolidates the key specifications achieved by the design. Notably, this work attains a 140 MS/s operating speed at a power consumption of 0.88 mW, yielding a FOM of $4.49 \times 10^{-20} W/Hz^2$ and a SNDR of 56.2 dB at Nyquist. While this design is a good starting point, component mismatch, circuit robustness across PVT, and other “real world” non-idealities should be examined closely to ensure that the ADC continues to meet performance specifications.

ACKNOWLEDGMENTS

The authors would like to thank Stephen O’Driscoll and Megan Zeng for their support and input on the proposed SAR ADC design.

REFERENCES

- [1] J. Fredenburg and M. P. Flynn, “Adc trends and impact on sar adc architecture and analysis,” in *2015 IEEE Custom Integrated Circuits Conference (CICC)*, 2015, pp. 1–8.
- [2] C.-C. Liu, S.-J. Chang, G.-Y. Huang, Y.-Z. Lin, and C.-M. Huang, “A 1v 11fj/conversion-step 10bit 10ms/s asynchronous sar adc in 0.18 μm cmos,” in *2010 Symposium on VLSI Circuits*, 2010, pp. 241–242.
- [3] V. Tripathi and B. Murmann, “An 8-bit 450-ms/s single-bit/cycle sar adc in 65-nm cmos,” in *2013 Proceedings of the ESSCIRC (ESSCIRC)*, 2013, pp. 117–120.
- [4] B. Razavi, “The bootstrapped switch [a circuit for all seasons],” *IEEE Solid-State Circuits Magazine*, vol. 7, no. 3, pp. 12–15, 2015.
- [5] —, “The design of a bootstrapped sampling circuit [the analog mind],” *IEEE Solid-State Circuits Magazine*, vol. 13, no. 1, pp. 7–12, 2021.
- [6] A. T. Ramkaj, M. S. J. Steyaert, and F. Tavernier, “A 13.5-gb/s 5-mv-sensitivity 26.8-ps-clk-out delay triple-latch feedforward dynamic comparator in 28-nm cmos,” *IEEE Solid-State Circuits Letters*, vol. 2, no. 9, pp. 167–170, 2019.

- [7] A. T. Ramkaj, M. Strackx, M. S. J. Steyaert, and F. Tavernier, “A 1.25-gs/s 7-b sar adc with 36.4-db snr at 5 ghz using switch-bootstrapping, uspc dac and triple-tail comparator in 28-nm cmos,” *IEEE Journal of Solid-State Circuits*, vol. 53, no. 7, pp. 1889–1901, 2018.
- [8] D. Schinkel, E. Mensink, E. Klumperink, E. van Tuijl, and B. Nauta, “A double-tail latch-type voltage sense amplifier with 18ps setup+hold time,” in *2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers*, 2007, pp. 314–605.
- [9] H. S. Bindra, C. E. Lokin, D. Schinkel, A.-J. Annema, and B. Nauta, “A 1.2-v dynamic bias latch-type comparator in 65-nm cmos with 0.4-mv input noise,” *IEEE Journal of Solid-State Circuits*, vol. 53, no. 7, pp. 1902–1912, 2018.
- [10] P. Nuzzo, F. De Bernardinis, P. Terreni, and G. Van der Plas, “Noise analysis of regenerative comparators for reconfigurable adc architectures,” *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 55, no. 6, pp. 1441–1454, 2008.
- [11] B. Razavi, “The strongarm latch [a circuit for all seasons],” *IEEE Solid-State Circuits Magazine*, vol. 7, no. 2, pp. 12–17, Spring 2015.
- [12] A. Yu, D. Bankman, K. Zheng, and B. Murmann, “Understanding metastability in sar adcs: Part ii: Asynchronous,” *IEEE Solid-State Circuits Magazine*, vol. 11, no. 3, pp. 16–32, 2019.
- [13] B. Razavi and B. Wooley, “Design techniques for high-speed, high-resolution comparators,” *IEEE Journal of Solid-State Circuits*, vol. 27, no. 12, pp. 1916–1926, 1992.
- [14] S.-W. M. Chen and R. Brodersen, “A 6b 600ms/s 5.3mw asynchronous adc in 0.13/spl mu/m cmos,” in *2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers*, 2006, pp. 2350–2359.



Nihar Ahire received the B.E. degree in electrical and electronics engineering from the Birla Institute of Technology and Science, Pilani, India, in 2024. He is currently pursuing the M.S. degree in electrical engineering at Stanford University, Stanford, USA, with a focus on analog and mixed-signal IC design.



Aiden Duncanson received the B.A. degree in physics from Colby College, Waterville, USA in 2023 and the B.E. degree in electrical engineering from Dartmouth College, Hanover, USA in 2024. He is currently an M.S. student at Stanford University, Stanford, USA in the department of electrical engineering where he studies analog mixed-signal integrated circuit design.



Austin Rothschild received the B.S. degree in electrical engineering from Santa Clara University, Santa Clara, USA in 2021. He is currently pursuing an M.S. in electrical engineering at Stanford University, Stanford, USA, where he is focusing on high-speed analog circuits for wireless and wireline applications. Prior to joining Stanford, he was a Senior RF Design Engineer at Tesla, Inc. in Palo Alto, CA from 2021–2024.

APPENDIX A

TESTBENCHES, BLOCK-LEVEL SCHEMATICS, AND MISCELLANEOUS CIRCUITS




Fig. 12. Testbench used for testing the ADC. Separate voltage sources, all at V_{DD} , are used to measure the power each sub-block consumes more easily.




Fig. 13. CDAC sampling capacitance implemented with MIM capacitors and as a split capacitor array with sizing shown.




Fig. 14. SAR logic Verilog-A wrapper and asynchronous clock generator for the comparator.





Fig. 15. Modified DAC_switches_A schematic.



Comparator and Buffer




Fig. 17. Comparator output buffer device sizing.

APPENDIX B
SAR LOGIC MODIFIED VERILOG-A CODE

// VerilogA for SAR logic asynchronous

'include "constants.vams"
'include "disciplines.vams"

module SAR_logic_hybrid(phiS, outp, outm, comp_valid, EOC, Dout, conP, conM) ;

output [0:9] Dout;
output [0:9] conP;
output [0:9] conM;
output EOC;

input phiS, outp, outm, comp_valid;

electrical [0:9] Dout;
electrical [0:9] conP;
electrical [0:9] conM;
electrical phiS, outp, outm, EOC, comp_valid;

parameter integer bits = 10;
parameter real tL = 80p from [0:inf); *// models logic delay, do not change*
parameter real vh = 1.2;
parameter real vl = 0.0;
parameter real tt = 50p from [0:inf); *// transition time, do not change*

real adc_out[0:bits-1], dac_controlP[0:bits-1], dac_controlM[0:bits-1],
EOC_int;

integer i, index, state;
genvar j;

analog **begin**

@(cross(V(phiS)-0.5*vh, +1)) **begin**
 index = bits-1;
 state = 0;
 EOC_int = vl;
 for(i=bits-1; i>=0; i= i-1) **begin**
 dac_controlP[i] = vl;
 dac_controlM[i] = vl;
 adc_out[i] = vl;
 end

end

@(cross(V(phiS)-0.5*vh, -1)) **begin**
 state = 1;

end

@(cross(V(comp_valid)-0.5*vh, +1)) **begin**
 if (index >=0 && state==1) **begin**
 if ((V(outp)-V(outm)) > 0.9*vh) **begin**
 adc_out[index] = vh;
 dac_controlP[index] = vh;
 dac_controlM[index] = vl;
 end

end


```

    if ((V(outp)-V(outm)) < -0.9*vh) begin
        adc_out[index] = vl;
        dac_controlP[index] = vl;
        dac_controlM[index] = vh;
        end
        if (index == 0) begin
            EOC_int = vh;
        end
        index = index-1;
    end
end

// transitions outputs as needed
for (j=0; j<bits; j=j+1) begin
    V(conP[j]) <+ transition(dac_controlP[j], tL, tt);
    V(conM[j]) <+ transition(dac_controlM[j], tL, tt);
    V(Dout[j]) <+ transition(adc_out[j], tL, tt);
end

V(EOC) <+ transition(EOC_int, tL, tt);

end
endmodule

```