

LDPC Decoder's Error Performance over AWGN Channel using Min-Sum Algorithm

Apeksha Yadav, Sandeep Kakde, Atish Khobragade, Dinesh Bhoyar, and Shailesh Kamble
apekshay@rediffmail.com, smkakde@ycce.edu, askhobragade@ycce.edu, dinesh_bhoyar@rediffmail.com, shailesh_2kin@rediffmail.com

Abstract— Low Density Parity Check (LDPC) code meets the desired Shannon limit performance for extended code lengths and binary fields. LDPC codes offer noteworthy error correction performance and they also increase the design space for communication systems. LDPC codes can offer a close proximity to Shannon Limit performance, when execution complexity and latency are not system boundaries, by using large code lengths and ever-increasing the number of iterations in the decoding process. In this paper, using 16-Quadrature Amplitude Modulation (QAM) modulation technique an LDPC decoder is simulated. It further provides the error performance of LDPC decoder over AWGN channel with Min-Sum algorithm (MSA) and their effects on Bit Error Rate (BER) versus Signal to Noise Ratio graph (SNR).

Keywords: Low-Density Parity-Check (LDPC) codes, Min-Sum Algorithm (MSA), Signal to Noise Ratio (SNR), Bit Error Rate (BER), 16-Quadrature Amplitude Modulation (16-QAM), and AWGN.

I. INTRODUCTION

Low Density Parity-Check (LDPC) codes are recognized as they are the most powerful forward error correction codes, whose bit-error-rate (BER) performance is very near to the Shannon limit. LDPC codes are proved to have better performance and quite a lot of advantages over other error correction codes such as Hamming codes, Turbo codes, Reed-Solomon and Reed-Muller codes. LDPC codes are broadly used in many applications such as Terrestrial television broadcasting system, digital satellite and Digital Video Broadcasting. Though the decoding algorithm in LDPC is modest, but as we go on increasing the block length LDPC matrix becomes larger, and it is time consuming to physically connect and test the connections. As a result, an automated high level design methodology is presented to surmount it. This methodology is being used in designing and implementing LDPC decoders on FPGAs. A testing strategy is also been developed to test the designed decoders at various levels of its abstraction. The challenging parameter in designing of a fully parallel LDPC decoder is its complexity between its nodes inside the decoder. As we go on increasing the block length it becomes almost difficult and time taking to physically connect and check the interconnections.

In this paper an automated high-level design approach is introduced. We are using MATLAB Simulink

for modeling the LDPC decoder. The designing and testing of LDPC decoder is done using high-level modeling tool. The paper is organized as follows. Section II presents the previous work done in Min-Sum algorithm. Section III explains Min Sum Algorithm. Design methodology for developing LDPC decoder in MATLAB Simulink is given in section IV. Simulation results are covered in Section V and VI draws conclusion to the paper.

II. PREVIOUS WORK

LDPC decoder uses various Message passing algorithm for decoding information, among them Min-Sum algorithm is broadly categorized as shown in figure 1. The overall top-level diagram is shown in figure 2, which indicates the flow of information from transmission to its reception. The bits to be sent are generated as $k \times G$ where the message of k bits gets multiplied by G -matrix also called as generator matrix. LDPC codes have code rate which is represented by k/n . Here k is the number of original bits in the message and n is the total encoded information.




Fig. 1. Versions of Min-Sum Algorithm

The n bits are directed by a transmitter over an AWGN (Additive White Gaussian Noise) channel, at receiving end decoder decodes the n -bits using message passing algorithm to obtain original k bits. The LDPC Codes are represented by Tanner Graphs. The sparse parity check matrix is as shown in Figure 4 and its corresponding tanner graph is as shown in Figure 3.




Fig. 2. Top level block diagram

LDPC codes can be denoted by an $M \times N$ matrix, typically called H -matrix. The H matrix contains generally zeros and a small number of 1's [1], [2]. It is also represented by a graph called tanner or bipartite graph as shown in Fig. 3. Because of exceptional BER, LDPC codes are comprehensively used in standards such as 10Gigabit Ethernet, Wi-MAX, Digital video broadcasting (DVB-S2) and anticipated to be part of many forthcoming standards [3].




Fig. 3. Tanner graph

$$\begin{bmatrix}
 1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & 0 & 0 \\
 0 & 0 & 1 & 1 & 1 & 1 & 1 & 1 & 0 & 0 \\
 0 & 1 & 0 & 1 & 0 & 1 & 0 & 1 & 1 & 1 \\
 1 & 0 & 1 & 0 & 1 & 0 & 0 & 1 & 1 & 1 \\
 1 & 1 & 0 & 0 & 1 & 0 & 1 & 0 & 1 & 1
 \end{bmatrix}$$

Fig. 4. Parity check matrix

The Min-Sum algorithm (MSA) [4] is the modified version of the Sum-Product algorithm (SPA) [4]. Min-Sum algorithm has a simplified operation which reduces the complexity of the algorithm. The check node operation is simplified [4]. Min-Sum algorithm is helpful in designing of

semi-parallel architecture this saves the hardware resources while implementing on FPGA [5]. The advantage of fully parallel architecture is high throughput and it does not need memory to store results. Thus, fully parallel architecture is also power efficient. But partially parallel architectures have comparatively lower throughput. However, the decoding circuit is much smaller and area efficient [5]. Error correction algorithms are often realized in hardware for fast processing to meet the real-time needs of communication systems. Though, traditional hardware implementation of LDPC decoders need large amount of resources. Due to the complex interconnections among the variable and check nodes of LDPC decoders, it is very time consuming to use earliest hardware description language (HDL) based approach to design LDPC decoders [6]. So it is possible to use assisting tools in this development. In order to test and validate the design simple MATLAB application can be used for higher block length [7]. It is very difficult to simulate and test the whole design in HDL especially when the block length of the design becomes large. Due to this, for validation purpose the complete design will be implemented in MATLAB [8]. As shown in Fig. 5 the simulation of LDPC decoder is done in MATLAB Simulink using MATLAB script. Simulink model of LDPC decoder can be analyzed using MATLAB script.




Fig. 5. Simulink co-simulation

III. MIN SUM ALGORITHM

The LDPC encoder encodes an input binary message k into n -bit LDPC codeword. At the decoder end min-sum algorithm is used as message passing algorithm. Decoder performs iterations for parity check. Likewise, Check node (CN) and Variable node (VN) are updated as shown in step 2 and step 3. LLR's (Log Likelihood Ratio) are exchanged as messages between CN and VN. The LLR of VN is performed by step 4. The options for Decision type are Hard and Soft decision. When you set this parameter to hard decision, the output is decoded bits. Figure 6 explains the flow.

Step 1: $HX^T = 0$

Step 2: $L_{m \rightarrow n}(x_n) \approx \prod_{n' \in N(m) \setminus n} \text{sign}(Z_{n' \rightarrow m}(x_{n'}))$

$$\left(\min_{n' \in N(m) \setminus n} |Z_{n' \rightarrow m}(x_{n'})| \right)$$

Step 3: $Z_{n \rightarrow m}(x_n) = L(x_n | y_n) + \sum_{m' \in M(n) \setminus m} L_{m' \rightarrow n}(x_n)$

$$\text{Step4: } Z_n(x_n) = L(x_n | y_n) + \sum_{m' \in M(n)} L_{m' \rightarrow n}(x_n)$$

Step5: Hard Decision




Fig. 6. Min-Sum Algorithm flow

IV. DESIGN METHODOLOGY

Efficient implementation of higher Block length LDPC decoder is a time consuming process to overcome, it we have designed LDPC encoder and decoder in MATLAB Simulink. Using blocks in Simulink library, where we provided streams of data in matrix form of block length (32400, 64800) using Bernoulli Binary packet source which provides less number of 1's and more 0's.




Fig. 7. Design Flow

The encoded data from LDPC encoder further is provided to 16-QAM modulator which provides high speed transmission of data i.e. 4 bits per symbol. Channel selected here is AWGN (Additive White Gaussian Noise) with 11dB SNR for error free signal at the output. Fig.7 shows the precise design flow for designing and simulating a (32400, 64800) block length LDPC decoder. The testing method for generating the MATLAB script is as shown in figure 8. For various values of Signal to Noise Ratio (SNR) we get respective Bit Error Rate (BER) using the above given testing flow. It provides a platform for evaluating the LDPC codes performance near to Shannon limit.




Fig. 8. Testing Flow

V. MATLAB IMPLEMENTATION

As the model starts simulating, a constellation window appears on the command window showing a scatter plot of 1 received data. For every received data at the LDPC decoder, bit error rate, channel SNR and packet error rate is continuously updated. You need to go on increasing SNR to get an error-free output signal and less noisy plot.




Fig. 9. Simulation result for 16-QAM modulation scheme over AWGN channel for (32400, 64800).

The higher value of SNR the better is the BER. Eb/No is easily selectable typically in the range of -5 to 20 dB. For -5 dB you will receive an erroneous data and for 20 dB the data received is error-free. Fig. 9 demonstrates Simulation plot for 16-QAM modulation scheme over AWGN channel for block length (32400, 64800) and SNR ranging from 1-11 dB and Fig. 10 illustrates the Received constellation for the same.




Fig. 10. Received constellation for 16-QAM modulation scheme over AWGN channel for (32400, 64800).

VI. CONCLUSION

In this paper, a brief overview of Min Sum Algorithm based LDPC decoder is presented. Among various message passing algorithms, one of the vital algorithms is Min Sum which provides suitability for implementation of Decoder with less area. Also the Bit Error Rate calculated for 16-QAM is from 10^{-1} to 10^{-6} for SNR 1 to 11dB. The high level methodology has helped in designing LDPC decoder for 16-QAM modulation scheme for wireless network.

REFERENCES

- [1] R. G. Gallager, "Low-density parity-check codes," IRE Trans. Inform. Theory, vol. 8, no. 1, pp. 21-28, Jan. 1962
- [2] David J.C. MacKay and Radford M. Neal, "Near Shannon Limit Performance of Low Density Parity Check Codes," Electronics Letters, July 1996
- [3] An automated design methodology for FPGA-based Multi- Gbps LDPC decoders: Duc Minh Pham; Syed Mahfuzul Aziz 2012 15th International Conference on Computer and Information Technology (ICCIT) Year: 2012 Pages: 495-499, DOI: 10.1109/ICCITechn.2012.6509755.
- [4] Geo Niju Shanth, Saru Priya, Low Complexity Implementation of LDPC Decoder using MIN-Sum Algorithm, International Journal of Computer Applications (0975 – 8887) International Conference on Innovations In Intelligent Instrumentation, Optimization And Signal Processing "ICIHOSP-2013".
- [5] Abdessalam.Ait madi1, Anas.Mansouri2, Ali. Ahaitouf, Design, Simulation and Hardware implementation of Low Density Parity Check Decoders using Min-Sum Algorithm, IJCSI International Journal of Computer Science Issues, Vol. 9, Issue 2, No 3, March 2012 ISSN (Online): 1694-0814.
- [6] Zhengya Zhang, Lara Dolecek, Pamela Lee, Venkat Anantharam, Martin J. Wainwright, Brian Richards and Borivoje Nikolic, Low Error Rate LDPC Decoders, 978-1-4244-5827-1/09/\$26.00 ©2009 IEEE 1278-1282.
- [7] Abdessalam Ait Madi1, Ali Ahaitouf1, Anas Mansouri2 1 Sidi Mohammed Ben Abdellah University, Efficient High Level Methodology for Design, Simulation and Hardware Implementation of Min-Sum LDPC Decoders, Journal of Electronic Systems Volume 2 Number 3 September 2012, 116-126.
- [8] Mallesha B. Y., Design and FPGA Implementation of LDPC Decoder using High Level Modeling for WSNs, International Journal of Inventive Engineering and Sciences (IJIES) ISSN: 2319-9598, Volume-3 Issue-10, September 2015
- [9] A. Darabiha, C. A. Carusone, R. F. Kschischang, and E. S. Rogers, "Multi-Gbit/sec Low Density Parity Check Decoders with Reduced Interconnect Complexity," Proc. IEEE Int. Symp. Circuits & Systems, vol. 5, pp. 5194-5197, 2005.
- [10] Kakde, S., Khobragade, A., & Husain, M. E. (2016). FPGA Implementation of Decoder Architectures for High Throughput Irregular LDPC Codes. Indian Journal of Science and Technology, 9(48).
- [11] LDPC decoder implementation using FPGA Mahdie Kiaee; Hossein Gharaee; Naser Mohammad zadeh 2016 8th International Symposium on Telecommunications (IST) Year: 2016 Pages: 167-173, DOI: 10.1109/ISTEL.2016.7881803.
- [12] Kakde, S., & Khobragade, A. (2016). VLSI Implementation of a Rate Decoder for Structural LDPC Channel Codes. Procedia Computer Science, 79, 765-771.
- [13] V. A. Chandraseetty and S. M. Aziz, "An Area Efficient LDPC Decoder using a Reduced Complexity Min-Sum Algorithm", Integration, the VLSI Journal, Vol. 45, Issue 2, Elsevier, pp. 141-148, March 2012
- [14] Wahane, Shruti, Sandeep Kakde, Atish Khobragade, and Wael Elmedany. "A systematic approach for achieving low bit error rate of LDPC decoder using MWD algorithm." In Wireless Communications, Signal Processing and Networking (WiSPNET), 2017 International Conference on, pp. 29-33. IEEE, 2017.
- [15] V. A. Chandraseetty and S. M. Aziz, "A Highly Flexible LDPC Decoder using Hierarchical Quasi-Cyclic Matrix with Layered Permutation", Journal of Networks, Vol 7, No 3, Oulu, Finland: Academy Publisher, pp. 441-449, March 2012.
- [16] Kakde, Sandeep. "Performance Analysis of a High-Throughput LDPC Decoder Using Sum Product and Min Sum Algorithm." International Journal of Computing and Digital Systems, Vol 6 Issue 2, 2017, pp 89-95.
- [17] V. A. Chandraseetty and S. M. Aziz, "FPGA Implementation of a LDPC Decoder using a Reduced Complexity Message Passing Algorithm", Journal of Networks, Vol. 6, No. 1, Oulu, Finland: Academy Publisher, pp. 36-45, Jan 2011.
- [18] Kakde, S., & Khobragade, A. (2016). HDL Implementation of an Efficient Partial Parallel LDPC Decoder Using Soft Bit Flip Algorithm. International Journal of Control Theory and Applications, 9(20), 75-80.
- [19] Kakde, Sandeep, Atish Khobragade, Shrikant Ambatkar, and Pranay Nandanwar. "Implementation of Layered Decoding Architecture for LDPC Code using Layered Min-Sum Algorithm." IJUM Engineering Journal 18, no. 2 (2017): 128-136.
- [20] Mahankal, Neha, Sandeep Kakde, and Atish Khobragade. "BER Evaluation of LDPC Decoder with BPSK Scheme in AWGN Fading Channel." International Journal of Control Theory and Applications, 9(40), 2016, pp. 397-404.

