Miscellaneous

- Make Sure understand C
- Can convert binary to decimal and vice versa

How C represents Signed Integers

1. Sign-and-Magnitude

First bit is sign bit Remainder is magnitude

2. 1s complement

Binary	n-bit 1s
	complement
+X	Χ
-X	2 ⁿ – X - 1

Example:

12 = (00001100)₂ = (00001100)_{1s}

 $-12 = 2^{n} - X - 1 = 243 =$

(11110011)_{1s}

Flip all the bits

Addition:

- Perform binary addition
- move last carry to result
- check overflow
- 3. 2s complement

Binary	n-bit 2s
	complement
+X	X
-X	$2^n - X$

Example:

3-bit

 $3 = (011)_2 = (011)_{2s}$ $-3 = 2^3 - 3 = 5 = (101)_{2s}$ Starting from the right, flip all

the bits after the first 1

Addition:

- Perform binary addition
- Ignore the carry out
- Check overflow
- 4. Excess-k

Add K to a value x, to represent in binary

Excess-8

-8 => -8 + 8 = 0 = 0000

 $0 \Rightarrow 0 + 8 = 8 = 1000$


<u>IEEE-754</u>

For 32 bit

Sign bit	1 bit	0 = +ve, 1 = -ve
Exponent	8 bit	Excess 127
Mantissa	23 bit	Nominalized to
		1.x,
		Mantissa is the x

For 64 bit

Sign bit	1 bit	
Exponent	11 bit	
Mantissa	52 bit	



MIPS

NOT: use nor

If condition, jump

\$s0 < \$s1

Slt \$t0, \$s0, \$s1 bne \$t0, \$zero, dest

\$s0 > \$s1

Slt \$t0, \$s1, \$s0

bne \$t0, \$zero, dest

\$s0 <= \$s1

Slt \$t0, \$s1, \$s0

beg \$t0, \$zero, dest

\$s0 >= \$s1

Slt \$t0, \$s0, \$s1

beq \$t0, \$zero, dest

Pipelining

Read after Write Forwarding

To reduce stalls in loop (beq)


- Early Bird
 Add an adder in Decode stage,
 use this value to decide, then
 modify forwarding using
 pipeline register
- Branch Prediction
 Gambles, and does the instruction, if wrong prediction, flushes out
- Delayed Branch
 Rearranges the instruction, to
 do while waiting for response,
 done by compiler

Caching

Store temporary memory with faster access than access hard disc

Cache stores things in blocks (2^N Bytes)

- Direct Mapping
 - One index stores one block



Set Associative

- One Index can store more than one
- Full Associative
 - Block can be placed anywhere
 - Cons: need to search all blocks for memory access
 - Only offset and Tag

Average Access Time = Hit Rate x Hit Time + (1 – Hit Rat) x Miss Penalty

Types of misses:

- Compulsory / Cold Miss
 - First time enter the memory
 - + block size
- Conflict Miss
 - Two blocks map to the same block
- Capacity Miss
 - Capacity full, applicable in FA cache

Block Replacement Policy

- Least Recently Used, the only that was last used
- First in, First out
- Random Replacement
- Least Frequently Used

Boolean Algebra

DODICATI AIGCDI A						
Identity Laws	Identity Laws					
A + 0 = 0 + A = A	A.1 = 1.A = A					
Inverse / Complem	ent Laws					
A + A' = 1	A.A'=0					
Commutative Laws	3					
A.B = B.A	A+B = B+A					
Associative Laws						
A+(B+C) =	A.(B.C) = (A.B).C					
(A+B)+C						
Distributive Laws						
A.(B+C) = (A.B) +	A+(B.C) =					
(A.C)	(A+B).(A+C)					
Idempotency						
X+X=X	X.X = X					
Zero and One Elem	ients					
X+1 = 1	X.0 = 0					
Involution						
(X')' = X						
Absorption						
X + X.Y = X	X.(X+Y) = X					
Absorption (variant)						
X + X'.Y = X + Y	X.(X'+Y) = X.Y					
VOD AD ACD						


 $XOR = A.B' = A'.B = A \oplus B$

Sum-of-Minterms = get the 1s

Product-of-Maxterms = get the 0s

		Mint	erms	Maxterms		
X	У	Term	Notation	Term	Notation	
0	0	x'∙y'	m0	х+у	MO	
0	1	х'∙у	m1	x+y'	M1	
1	0	х•у'	m2	x'+y	M2	
1	1	х∙у	m3	x'+y'	M3	

K-maps: TT




To get the simplified term, get the ones(1s) to get SOP

POS of F = SOP of F' (get the 0s)

Combinational Circuit

Half adder -> Full adder -> 4 bit parallel adder




Decoder

Encoder

Multiplexer


Demultiplexer




Sequential circuit

S-R flip flop

Active high




Active low



s	R	CLK	Q(t+1)	Comments
0	0	Х	Q(t)	No change
0	1	\uparrow	0	Reset
1	0	\uparrow	1	Set
1	1	\uparrow	?	Invalid


D flip-flop



D	CLK	Q(t+1)	Comments
1	↑	1	Set
0	↑	0	Reset


↑ = clock transition LOW to HIGH


JK flip-flop



acteristic table:

J	Κ	CLK	Q(t+1)	Comments	
0	0	↑	Q(t)	No change	-
0	1	↑	0	Reset	
1	0	↑	1	Set	No illogal
1	1	↑	Q(t)'	Toggle	No illegal state!
			Q(t+1)	= ?	state!






Processor Controls Summary

	DogDot	ALLICES	MemTo	MemTo Boo Write		Mem Mem	Dranch	ALUop	
	RegDst	ALUSrc	Reg	Reg Write	Read	Write	Branch	Op1	Op2
R- Type	1	0	0	1	0	0	0	1	0
Lw	0	1	1	1	1	0	0	0	0
Sw	Χ	1	Х	0	0	1	0	0	0
Beq	Χ	0	Х	0	0	0	1	0	1

Opcode	ALUop	Instruction	Funct Field	ALU	ALU
Opcode	ALOOP	Operation	from MIPS	Action	Control
Lw	00	Load Word	XXXXXX	Add	0010
Sw	00	Store Word	XXXXXX	Add	0010
Beq	01	Branch equal	XXXXXX	Sub	0110
R-Type	10	Add	10 0000	Add	0010
R-Type	10	Subtract	10 0010	Sub	0110
R-Type	10	And	10 0100	And	0000
R-Type	10	Or	10 0101	Or	0001
R-Type	10	Slt	10 1010	Slt	0111
R-Type	10	NOR	10 0111	NOR	1100

Processor control uses Opcode to generate ALUop, passed to ALU CONTROL UNIT

ALU CONTROL UNIT uses ALUop and funct field to procude ALU Control



Last Mux, MemToReg 1 is above, 0 is below

	MIPS Assembly Language				
R - Type	Opcode[6] rs[5] rt[5] rd[5] shamt[5] funct[6]				
Addition/subtraction	add / sub rd rs rt	Rd = rs + rt			
And / or / xor / nor	And rd rs rt	Rd = rs [op] rt			
Shift left / right logical	SII rd rt shamt	Rd = rt << / >> shamt			
Set less than	Slt rd rs rt	Rd ← 0/1 ← rs < rt			
I – Type	Opcode[6] rs[5] rt[5] immd[16]				
Add Immediate	Addi rt rs Immd	Rt = rs + immd			
Load / store word / byte	lw rt Immd(rs)	Load the word			
Branch equal / not equal	Beq rs rt Immd	If rs == rt, go to pc + 4 + immd * 4			
J – Type	Opcode[6] address[26]				
jump	J addr	JUMP to address			

General Purpose Registry

Name	Register number	Usage		
\$zero	0	Constant value 0		
\$v0 - \$v1	2-3	Values for results and		
		expression evaluation		
\$a0 - \$a3	4 – 7	Arguments		
\$t0 - \$t7	8 – 15	Temporaries		
\$s0 - \$s7	16 – 23	Program Variables		
\$t8 - \$t9	24 – 25	More Temporaries		
\$gp	28	Global pointer		
\$sp	29	Stack pointer		
\$fp	30	Flame pointer		
\$ra	31	Return address		

\$at (register 1) is reserved for assembler

\$k0 - \$k1 (register 26 – 27) are reserved for OS

CS2100 Cheat Sheet Midterm Austin Santoso

MIPS Assembly Language					
Category	Instruction	Example	Meaning		
Arithmetic	Add	Add \$rd, \$rs, \$Srt	\$rd = \$rs + \$rt		
	Subtract	sub \$rd, \$rs, \$rt	\$rd = \$rs - \$rt		
	Add Immediate	addi \$rt, \$rs Immd	<pre>\$rt = \$rs + Immd</pre>		
Data Transfer	Load Word	lw \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]		
	Store Word	sw \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1		
	Load Byte	lb \$s1, 100(\$s2)	\$s1 = Memory[\$s2 + 100]		
	Store Byte	sb \$s1, 100(\$s2)	Memory[\$s2 + 100] = \$s1		
	Load Upper Immediate	lui \$s1, 100	\$s1 = 100 * 2 ¹⁶		
Conditional Branch	Branch on not Equal	beq \$s1, \$s2, 25	if (\$s1 == \$s2) go to		
			PC + 4 + 100		
	branch on not equal	bne \$s1, \$s2, 25	if (\$s1 != \$s2) go to		
			PC + 4 + 100		
	Set on Less than	slt \$s1, \$s2, \$s3	if (\$s2 < \$s3) \$s1 = 1;		
			else \$s1 = 0		
	Set Less than Immediate	slti \$s1, \$s2, 100	if (\$s2 < 100) \$s1 = 1;		
			else \$s1 = 0		
Unconditional Branch	Jump	j 2500	go to 10000		
	Jump Register	jr \$ra	go to \$ra		
	Jump and Link	jal 2500	\$ra = PC + 4; go to 10000		

