

EXTENDED EVALUATION REPORT

This report presents an extension of the experiments conducted in Sec. VI, based on the system settings described in Sec. VI-A. The extension includes four main aspects: (i) an increased number of tasks in TacleBench (from 12 to 36); (ii) comparison of the total WCET with inter-core cache interference; (iii) a detailed comparison of each evaluated task; and (iv) additional experiments using Papabench.

Extended Evaluation. First, Tab. IX presents an extended version of the inter-core cache interference estimations comparison for tasks in TacleBench. The number of tasks being examined is extended from 12 tasks to 36 tasks, where each task is analysed under 12 interfering tasks. Compared to the state-of-the-art (*i.e.*, the analysis labelled with “Zhang2022” [4]), the proposed analysis reduces the inter-core cache interference estimations by 52.31% on average for all 36 tasks. In the table, the tasks are organised into three groups based on their L2 cache behaviours:

- Tasks that can incur evictions on the L2 cache due to the interfering task. For such tasks (26 out of 36 tasks), the proposed analysis outperforms Zhang2022 [4] by reducing the inter-core cache interference estimations by 72.43% on average.
- Tasks that always hit the L1 cache except the first miss, *i.e.*, all data required by the task can be fitted in the L1 cache. For such tasks (3 out of the 36 tasks), they would not incur additional delay on the L2 cache due to the interfering task. In this case, both competing methods return an inter-task interference of zero.
- Tasks that always miss the L2 cache, based on the intra-core cache analysis without considering any inter-core interference. Hence, for these tasks (7 out of 36 tasks), both methods yield the same inter-core cache interference of zero.

Comparison of WCET Estimations. Second, Tab. X shows the comparison of the total WCET of 36 tasks under Zhang2022 [4] and the proposed analysis. The tasks are organised by the same approach as described above. From the results, we observed that for certain tasks (*e.g.*, `huff_dec`), the inter-core cache interference is indeed negligible to the total WCET, *i.e.*, the reduction in the inter-core cache interference estimations barely affect the total WCET estimations. However, the results also show there are 17 tasks in which the inter-core cache interference is non-trivial to the WCET, where our analysis can lead to reduced WCET estimations. Compared to [4], our analysis reduces the total WCET estimations by 12.38% on average for tasks in the first group and 8.94% on average for all evaluated tasks, respectively. This observation illustrates the reviewer’s point on the inter-core cache interference of some tasks, but it also justifies the effectiveness of the proposed analysis in a general case.

Detailed Comparison of Each Evaluated Task. Third, Fig. 8 to 43 present the absolute value of the inter-core cache interference and the total WCET estimations of the 36 tasks under different interfering tasks. The results highlight the portion of the inter-core cache interference in the total WCET of each task, which validates the results presented above and the effectiveness of the proposed analysis.

TABLE VIII: FLY-BY-WIRE and AUTOPILOT Tasks with Frequencies

Tasks in AUTOPILOT	Tasks in FLY-BY-WIRE
altitude_control_task	check_failsafe_task
climb_control_task	check_mega128_values_task
link_fbw_send	send_data_to_autopilot_task
stabilisation_task	servo_transmit
radio_control_task	test_ppm_task

Evaluation of Papabench. Finally, the tasks in Papabench are analysed using the proposed analysis and Zhang2022. The Papabench produces two executable files (Fly-By-Wire and Autopilot), representing two applications running on two processors. Each application invokes a set of different tasks, as shown in Tab. VIII. However, we observe that most tasks (8 out of 10) in Papabench can always hit the L1 cache (except the first miss). For these tasks, both competing methods return an inter-core cache interference of zero with an identical WCET, and hence, their results are omitted.

The task `radio_control_task` (in AUTOPILOT) and task `send_data_to_autopilot_task` (in FLY-BY-WIRE) would incur L2 cache evictions due to interfering tasks. Fig. 44 presents the inter-core cache interference and the total WCET for `radio_control_task` when being executed under the interference from each of the five tasks in FLY-BY-WIRE. Fig. 45 shows the results of `send_data_to_autopilot_task` under the interference of each task in Autopilot. As observed, for task `radio_control_task`, the proposed analysis outperforms Zhang2022 by reducing the inter-core cache interference and total WCET estimations by 87.1% and 7.56%, respectively. For task `send_data_to_autopilot_task`, the proposed analysis outperforms Zhang2022 by reducing the inter-core cache interference and total WCET estimations by 62.42% and 2.78%, respectively.

TABLE IX: Ratio of the inter-core cache interference of proposed analysis to Zhang2022 (*binaryS*: *binarysearch*; *insertS*: *insertsort*).

[illegible]




Fig. 8: Inter-core cache interference and total WCET of `adpcm_dec` with $\kappa = 2$ (y-axis: *interfering task*; dark colours: *inter-core cache interference*; light colours: *WCET*).




Fig. 9: Inter-core cache interference and total WCET of `binarysearch` with $\kappa = 2$ (y-axis: *interfering task*; dark colours: *inter-core cache interference*; light colours: *WCET*).




Fig. 10: Inter-core cache interference and total WCET of `fir2dim` with $\kappa = 2$ (y-axis: *interfering task*; dark colours: *inter-core cache interference*; light colours: *WCET*).




Fig. 11: Inter-core cache interference and total WCET of `fmref` with $\kappa = 2$ (y-axis: *interfering task*; dark colours: *inter-core cache interference*; light colours: *WCET*).




Fig. 12: Inter-core cache interference and total WCET of `huff_dec` with $\kappa = 2$ (y-axis: *interfering task*; dark colours: *inter-core cache interference*; light colours: *WCET*).




Fig. 13: Inter-core cache interference and total WCET of `iir` with $\kappa = 2$ (y-axis: *interfering task*; dark colours: *inter-core cache interference*; light colours: *WCET*).




Fig. 14: Inter-core cache interference and total WCET of `insertsort` with $\kappa = 2$ (y-axis: *interfering task*; dark colours: *inter-core cache interference*; light colours: *WCET*).




Fig. 15: Inter-core cache interference and total WCET of `jfdctint` with $\kappa = 2$ (y-axis: *interfering task*; dark colours: *inter-core cache interference*; light colours: *WCET*).




Fig. 16: Inter-core cache interference and total WCET of *ndes* with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 17: Inter-core cache interference and total WCET of *st* with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 18: Inter-core cache interference and total WCET of *statemate* with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 19: Inter-core cache interference and total WCET of *audiobeam* with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 20: Inter-core cache interference and total WCET of *cjpeg_transupp* with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 21: Inter-core cache interference and total WCET of *dijkstra* with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 22: Inter-core cache interference and total WCET of *g723_enc* with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 23: Inter-core cache interference and total WCET of *gsm_dec* with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 24: Inter-core cache interference and total WCET of `gsm_enc` with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 25: Inter-core cache interference and total WCET of `h264_dec` with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 26: Inter-core cache interference and total WCET of `lift` with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 27: Inter-core cache interference and total WCET of `md5` with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 28: Inter-core cache interference and total WCET of `minver` with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 29: Inter-core cache interference and total WCET of `petrinet` with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 30: Inter-core cache interference and total WCET of `pm` with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 31: Inter-core cache interference and total WCET of `powerwindow` with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 32: Inter-core cache interference and total WCET of prime with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 33: Inter-core cache interference and total WCET of sha with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 34: Inter-core cache interference and total WCET of bsort with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 35: Inter-core cache interference and total WCET of cover with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 36: Timing estimations of complex_updates with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 37: Inter-core cache interference and total WCET of cjpeg_wrbmp with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 38: Inter-core cache interference and total WCET of countnegative with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 39: Inter-core cache interference and total WCET of fft with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 40: Inter-core cache interference and total WCET of filterbank with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 41: Inter-core cache interference and total WCET of 1ms with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 42: Inter-core cache interference and total WCET of ludcmp with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 43: Inter-core cache interference and total WCET of matrix1 with $\kappa = 2$ (y-axis: interfering task; dark colours: inter-core cache interference; light colours: WCET).




Fig. 44: Inter-core cache interference and WCET of the PapaBench task radio_control_task (AUTOPILOT) with $\kappa = 2$ (y-axis: interfering task in FLY-BY-WIRE program; dark colours: inter-core cache interference; light colours: WCET).




Fig. 45: Inter-core cache interference and total WCET of the PapaBench task send_data_to_autopilot_task (FLY-BY-WIRE) with $\kappa = 2$ (y-axis: interfering task in AUTOPILOT program; dark colours: inter-core cache interference; light colours: WCET).