Auto Complete in Verilog mode inserting statements #250

ghost opened this Issue Aug 22, 2013 · 0 comments


None yet

0 participants



When I use auto-complete in verilog-mode, typing the first few letters of a keyword and hitting TAB (that's my trigger key) is inserting statements as if I pressed C-c C-t m (for module) etc. That means if type mod, hit TAB and select module from the menu, it is asking for the name of the module in minibuffer. This should be the case only if I pressed C-c C-t m in verilog-mode.

This behavior is seen for module, input, output, reg, wire and some other keywords.
I do not know what is causing this but I would like them not inserted when I hit TAB.

Thank you,

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment