

Table1





ref	Localizer	Configurable points 68000 CPU V1.03 board	Master Alone	See page	Use at start-up
J9		Short , if WATCHDOG TIMER must be enabled	Short	TIMER	do not care
J10		Short , enables Auto-Vector VAP* in 68000 procesor	Short	XFERII	some diferences
J13		Vectored Interrupt Inputs, Not Straps needed	VI1* 11-12	CPU	do not care
J14		1-2 & 3-4 Veritcal , RAM FD8000 > ROM FD0000	1-2 & 3-4	ADDR	Vital
J15		Short , Starting Vectors at Zero Page	Short	ADDR	Vital
JB1		1-2 & 3-4 : VCC and A15 in EEPROM conf.	1-2 & 3-4	MEMORY	Vital
JB2		3-4 & 7-8 : A14 and A15 in RAM conf.	3-4 & 7-8	MEMORY	Vital
JP1	Near edge connector	1- GND; 2- 0V_A pin 20			do not care
JP2	Near edge connector	1- GND; 2- 0V_B pin 53			do not care

Table1








JP3	Near edge connector	1- GND; 2- 0V_C pin 70			do not care
JP4		Open: SBSD* not used if not permanent master	Open	GRANT	Vital
JP5		Open: NDEF1 not used	Open	GRANT	Vital
JP6		Short, if RESET* will be generated on board	Open	RESET	do not care
JP8		Short, if SLAVE_CLR* will be generated on board	Short	RESET	do not care
JP9		Short, if POC* will be generated on board	Short	RESET	do not care
JP10		Reset for Alone Master without SMB in system, but not pull-up resistor exist in the board. Must be placed a 1KΩ resistor, from C106 to VCC, if needed. Do not need if a SMB board is in the system	Open	RESET	do not care
JP11		Short, if enables equation [MWRT= sOUT* & pWR] see IEEE696-83 Table 5. Be sure this equation is not enabled in other place of the system like the System Monitor Board (SMB)	Short	TMA	Some care, not Vital
JP12		Short, enables CLOCK 2MHz to the S100 bus. Be sure this signal is not enabled in other place of the system	Short	XFERI	Some care, not Vital
JP13		Normal short. No other utilities for pin 3 of U34 are designed in the document	Short	TIMER	do not care

Table1






JP14		Open , Short only in a permanent master configuration. Enabling that a HOLD* request will activate a Bus Request* in 68000 processor	Open	GRANT	Vital
JP15		Open , Short only in a permanent master configuration. pHLDA output is send to relinquish the bus.	Open	GRANT	Vital
JP16		Open , Short only in a permanent master configuration. pHLDA output is send to relinquish the bus by the NDEF3 pin 66 line.	Open	GRANT	Vital
K1		2-3 : Enables XFERI buffer permanently. 3-4 in a temporary master when grants the bus from the permanent master.	2-3 only	TMA	Vital
K2		1-3 special bridge : Enables XFERII buffer permanently. 2-3 in a temporary master when grants the bus from the permanent master.	1-3 special bridge	TMA	Vital
K3		2-3 used as MEE error interrupt. 1-2 is used as NMI interrupt.	1-2 as NMI	CPU	Some care, not Vital
K4		2-3 if XFERII enabled permanently. 1-2: when permanent master.	2-3 as XFERII	TMA	Vital
K5		1-2 LOCAL* internal control, 2-3 DODSB* by S100 bus control	1-2 LOCAL	DATA BUFFER	Vital
K6		2-3 : LED D1 shows HALT* state active when it shines. 1-2: Short, as D1 as XFERII monitor	2-3 HALT*	RESET	do not care
K7		2-3 : LED D2 shows bA20 line state active when it not shines. 1-2: Short, as D2 as FC2 monitor	2-3 bA20	WILCOX	do not care

Table1

K8		1-2: HLDA* or 2-3: NDEF3, as temporary master	do not care bcs XFER enabled	TMA	do not care
K9		1-2: NDEF1 or 2-3: HOLD*, as temporary master	do not care bcs XFER enabled	TMA	do not care
P2		WAIT-STATES: J4 7-8 and J6 11-12 are tested as must stable combination.	J4, J6	TIMER	Some care, not Vital
P5		1-2: TMAXPU for pull-up resistor. 5-6 for TMA1* activation from de permanent master. Adequate monitor program is needed in permanent master.	2 to GND	TMA	Vital
P6		4-6: As temporary master Reset from TMA circuit. 1-3: As HALT from bus RESET* line.	5-6 processor RESET*	RESET	Vital
SW2		TOP 64K PAGE FDXXXX (1111 1101)	1111 1101	ADDR	Vital