


# The MOS Transistor




**JFET** - Junction Field Effect Transistor

**MOSFET** - Metal Oxide Semiconductor Field Effect Transistor


n-channel MOSFET (nMOS) & p-channel MOSFET (pMOS)

# The MOS Transistor




**CROSS-SECTION of NMOS Transistor**


# Switch Model of NMOS Transistor




# Switch Model of PMOS Transistor




# MOS transistors Symbols




**NMOS Enhancement**



**NMOS Depletion**




**PMOS Enhancement**



**NMOS with  
Bulk Contact**

# JFET and MOSFET Transistors



Symbol




Figure 12.1 *n*-channel enhancement MOSFET showing channel length  $L$  and channel width  $W$ .

$L = 0.5\text{-}10\ \mu\text{m}$

$W = 0.5\text{-}500\ \mu\text{m}$

$\text{SiO}_2$  Thickness =  $0.02\text{-}0.1\ \mu\text{m}$



Device characteristics depend on  $L, W$ , Thickness, doping levels

# n-channel MOSFET Basic Operation

Operation in the Cutoff region

pn junction:  
reverse bias

$i_D = 0$   
for  $v_{GS} < V_{t0}$



Schematic



Figure 12.3 For  $v_{GS} < V_{t0}$ , the pn junction between drain and body is reverse biased and  $i_D = 0$ .

When  $v_{GS} = 0$  then  $i_D = 0$  until  $v_{GS} > V_{t0}$  ( $V_{t0}$  - threshold voltage)

# n-channel MOSFET Basic Operation

## Operation in the Triode Region

For  $v_{DS} < v_{GS} - V_{t0}$  and  $v_{GS} > V_{t0}$  the NMOS is operating in the **triode region**




**Resistor like characteristic**  
(R between S & D,  
Used as voltage controlled R)

For small  $v_{DS}$ ,  $i_D$  is proportional to the **excess voltage**  $v_{GS} - V_{t0}$



# n-channel MOSFET Basic Operation

## Operation in the Triode Region





$$i_D = K \left[ 2(v_{GS} - V_{t0})v_{DS} - v_{DS}^2 \right]$$
$$K = \left( \frac{W}{L} \right) \frac{KP}{2}$$

Device parameter KP for NMOSFET is  $50 \mu\text{A}/\text{V}^2$

# n-channel MOSFET Basic Operation

Operation in the Saturation Region ( $v_{DS}$  is increased)

Tapering of the channel - increments of  $i_D$  are smaller when  $v_{DS}$  is larger



When  $v_{GD} = V_{t0}$  then the channel thickness is 0 and

$$i_D = K(v_{GS} - V_{t0})^2$$

# n-channel MOSFET Basic Operation

## Example 12.1

An nMOS has  $W=160\text{ }\mu\text{m}$ ,  $L=2\text{ }\mu\text{m}$ ,  $KP= 50\text{ }\mu\text{A/V}^2$  and  $V_{t0}=2\text{ V}$ .

Plot the drain current characteristic vs drain to source voltage for  $v_{GS}=3\text{ V}$ .

$$i_D = K \left[ 2(v_{GS} - V_{t0})v_{DS} - v_{DS}^2 \right]$$

$$i_D = K(v_{GS} - V_{t0})^2$$

$$K = \left( \frac{W}{L} \right) \frac{KP}{2}$$

# n-channel MOSFET Basic Operation

## Example 12.1




Figure 12.6 Characteristic curves for an NMOS transistor.

# p-channel MOSFET Basic Operation

It is constructed by interchanging the  $n$  and  $p$  regions of n-channel MOSFET.




Figure 12.8 Circuit symbol for PMOS transistor.

How does p-channel MOSFET operate?

- voltage polarities
- $-i_D$  current
- schematic






Figure 12.9 Answer for Exercise 12.3.

## Equivalentna šema u oblasti zasićenja




- Gate se ponaša kao otvoreno kolo
- S-D izlazno kolo se ponaša kao strujni izvor


# CMOS



NOT gate  
(inverter)




# Konstrukcija JFET - a





# Geometrija provodnog kanala u omskoj oblasti rada JFET –a



# Izlazna karakteristika JFET -a

- Uštinućam kanala, tj. povećanje napona  $V_{DS}$  ipak dovodi do smanjenja dužine neuštinutog dela kanala i tako da se izlazne karakteristike u izvesnoj meri iskose
- Ova pojava može se modelovati po ugledu na bipolarne tranzistore sa erlijevim naponom  $V_A$ , data izrazom

$$I_D = \left(1 + \frac{V_{DS}}{V_A}\right) I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

