MSP432P4xx Pin Functions

FUNCTION SIGNAL NAME Pin Alt PinPIN(PZ) ALT(PZ)SIG TYPDESCRIPTION P5.5 69 ADC analog input A0 Α1 P5.4 68 ADC analog input A1 Α2 P5.3 67 ADC analog input A2 ı A3 P5.2 66 ADC analog input A3 Α4 P5.1 65 ı ADC analog input A4 A5 P5.0 64 ADC analog input A5 P4.7 ADC analog input A6 A6 63 Α7 P4.6 62 ADC analog input A7 P4.5 Α8 61 ADC analog input A8 ADC analog input A9 Α9 P4.4 60 ı A10 P4.3 ADC analog input A10 59 A11 P4.2 58 ı ADC analog input A11 ADC A12 P4.1 57 ADC analog input A12 A13 P4.0 ADC analog input A13 56 A14 P6.1 55 ADC analog input A14 A15 P6.0 54 ADC analog input A15 A16 P9.1 53 ı ADC analog input A16 A17 P9.0 52 ADC analog input A17 A18 P8.7 51 ADC analog input A18 ı A19 P8.6 50 ADC analog input A19 ı A20 P8.5 ADC analog input A20 49 A21 P8.4 48 ADC analog input A21 1 A22 P8.3 47 ADC analog input A22 A23 P8.2 46 1 ADC analog input A23 **ACLK** P4.2 58 0 ACLK clock output **DCOR** 44 DCO external resistor pin **HFXIN** PJ.3 86 Τ Input for high-frequency crystal oscillator HFXT **HFXOUT** PJ.2 85 0 Output for high-frequency crystal oscillator HFXT Clock **HSMCLK** P4.4 60 0 HSMCLK clock output LFXIN PJ.0 Input for low-frequency crystal oscillator LFXT 41 1 PJ.1 42 0 **LFXOUT** Output of low-frequency crystal oscillator LFXT MCLK P4.3 59 0 MCLK clock output C0.0 P8.1 31 Comparator E0 input 0 Comparator E0 input 1 C0.1 P8.0 30 C0.2 P7.7 29 ı Comparator_E0 input 2

Comparator E0 input 3

Comparator

C0.3

P7.6

28

	C0.4	P7.5		27		ı	Comparator_E0 input 4
	C0.5	P7.4		26		ı	Comparator_E0 input 5
	C0.6	P10.5		25		ı	Comparator_E0 input 6
	C0.7	P10.4		24		ı	Comparator_E0 input 7
	C1.0	P6.7		81		ı	Comparator_E1 input 0
	C1.1	P6.6		80		ı	Comparator_E1 input 1
	C1.2	P6.5		79		ı	Comparator_E1 input 2
	C1.3	P6.4		78		ı	Comparator_E1 input 3
	C1.4	P6.3		77		ı	Comparator_E1 input 4
	C1.5	P6.2		76		ı	Comparator_E1 input 5
	C1.6	P5.7		71		ı	Comparator_E1 input 6
	C1.7	P5.6		70		I	Comparator_E1 input 7
LCD	L0	P3.7		39		0	LCD drive pin 0 for either segment or common output
	L1	P3.6		38		0	LCD drive pin 1 for either segment or common output
	L2	P3.5		37		0	LCD drive pin 2 for either segment or common output
	L3	P3.4		36		0	LCD drive pin 3 for either segment or common output
	L4	P3.3		35		0	LCD drive pin 4 for either segment or common output
	L5	P3.2		34		0	LCD drive pin 5 for either segment or common output
	L6	P3.1		33		0	LCD drive pin 6 for either segment or common output
	L7	P3.0		32		0	LCD drive pin 7 for either segment or common output
	L8	P2.3		19		0	LCD drive pin 8 for either segment or common output
	L9	P2.2		18		0	LCD drive pin 9 for either segment or common output
	L10	P2.1		17		0	LCD drive pin 10 for either segment or common output
	L11	P2.0		16		0	LCD drive pin 11 for either segment or common output
	L12	P1.7	P4.1	11	57	0	LCD drive pin 12 for either segment or common output
	L13	P1.6	P4.0	10	56	0	LCD drive pin 13 for either segment or common output
	L14	P1.5	P6.1	9	55	0	LCD drive pin 14 for either segment or common output
	L15	P1.4	P6.0	8	54	0	LCD drive pin 15 for either segment or common output
	L16	P1.3	P9.1	7	53	0	LCD drive pin 16 for either segment or common output
	L17	P1.2	P9.0	6	52	0	LCD drive pin 17 for either segment or common output
	L18	P1.1	P8.7	5	51	0	LCD drive pin 18 for either segment or common output
	L19	P1.0	P8.6	4	50	0	LCD drive pin 19 for either segment or common output
	L20	P2.7		23		0	LCD drive pin 20 for either segment or common output
	L21	P2.6		22		0	LCD drive pin 21 for either segment or common output
	L22	P2.5		21		0	LCD drive pin 22 for either segment or common output
	L23	P2.4		20		0	LCD drive pin 23 for either segment or common output
	-						

	L24	P6.5	79	0	LCD drive pin 24 for either segment or common output
	L24 L25	P6.5	78	0	LCD drive pin 24 for either segment or common output
	L25 L26	P6.4	77	0	LCD drive pin 25 for either segment or common output
	L27	P6.2	76	0	
	L28	P7.7	29	0	LCD drive pin 27 for either segment or common output
	L29	P7.7	28	0	LCD drive pin 28 for either segment or common output
		P7.5	27		LCD drive pin 29 for either segment or common output
	L30	+		0	LCD drive pin 30 for either segment or common output
	L31	P7.4	26	0	LCD drive pin 31 for either segment or common output
	L32	P9.3	75	0	LCD drive pin 32 for either segment or common output
	L33	P9.2	74	0	LCD drive pin 33 for either segment or common output
	L34	P10.5	25	0	LCD drive pin 34 for either segment or common output
	L35	P10.4	24	0	LCD drive pin 35 for either segment or common output
	L36	P10.3	3	0	LCD drive pin 36 for either segment or common output
	L37	P10.2	2	0	LCD drive pin 37 for either segment or common output
	L38	P10.1	1	0	LCD drive pin 38 for either segment or common output
	L39	P10.0	100	0	LCD drive pin 39 for either segment or common output
	L40	P9.7	99	0	LCD drive pin 40 for either segment or common output
	L41	P9.6	98	0	LCD drive pin 41 for either segment or common output
	L42	P9.5	97	0	LCD drive pin 42 for either segment or common output
	L43	P9.4	96	0	LCD drive pin 43 for either segment or common output
	L44	P8.5	49	0	LCD drive pin 44 for either segment or common output
	L45	P8.4	48	0	LCD drive pin 45 for either segment or common output
	L46	P8.3	47	0	LCD drive pin 46 for either segment or common output
	L47	P8.2	46	0	LCD drive pin 47 for either segment or common output
	R03	P7.0	88	I	Input port of fourth most positive analog LCD voltage V4 in external bias mode
	R13	P7.1	89	1	Input port of fourth most positive analog LCD voltage V3 in external bias mode
	R23	P7.2	90	I	Input port of fourth most positive analog LCD voltage V2 in external bias mode
	SWCLKTCK		95	- 1	Serial wire clock input (SWCLK)/JTAG clock input (TCK)
	SWDIOTMS		94	I/O	Serial wire data input/output (SWDIO)/JTAG test mode select (TMS)
Debug	SWO	PJ.5	93	0	Serial wire trace output
	TDI	PJ.4	92	1	JTAG test data input
	TDO	PJ.5	93	0	JTAG test data output
GPIO	P1.0	P1.0	4	I/O	General-purpose digital I/O with port interrupt, wake-up, and glitch filtering capability
	P1.1	P1.1	5	I/O	General-purpose digital I/O with port interrupt and wake-up capability
	P1.2	P1.2	6	I/O	General-purpose digital I/O with port interrupt and wake-up capability
	P1.3	P1.3	7	I/O	General-purpose digital I/O with port interrupt and wake-up capability
					General-purpose digital I/O with port interrupt, wake-up, and glitch
	P1.4	P1.4	8	I/O	filtering capability
	P1.5	P1.5	9	I/O	General-purpose digital I/O with port interrupt, wake-up, and glitch filtering capability
	P1.6	P1.6	10	I/O	General-purpose digital I/O with port interrupt and wake-up capability
	P1.7	P1.7	11	I/O	General-purpose digital I/O with port interrupt and wake-up capability
	P2.0	P2.0	16	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function. This I/O can be configured for high drive operation with a drive capability of up to 20 mA.
	P2.1	P2.1	17	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function. This I/O can be configured for high drive operation with a drive capability of up to 20 mA.
					General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function. This I/O can be configured for high drive operation with a drive capability of up to 20
	P2.2	P2.2	18	I/O	mA.
	P2.2 P2.3	P2.2 P2.3	18 19	I/O I/O	mA. General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function. This I/O can

				be configured for high drive operation with a drive capability of up to 20 mA.
P2.4	P2.4	20	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function
P2.5	P2.5	21	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function
P2.6	P2.6	22	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function
P2.7	P2.7	23	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function
P3.0	P3.0	32	I/O	General-purpose digital I/O with port interrupt, wake-up, and glitch filtering capability, and with reconfigurable port mapping secondary function
P3.1	P3.1	33	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function
P3.2	P3.2	34	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function
P3.3	P3.3	35	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function
P3.4	P3.4	36	I/O	General-purpose digital I/O with port interrupt, wake-up, and glitch filtering capability, and with reconfigurable port mapping secondary function
P3.5	P3.5	37	I/O	General-purpose digital I/O with port interrupt, wake-up, and glitch filtering capability, and with reconfigurable port mapping secondary function
P3.6	P3.6	38	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function
P3.7	P3.7	39	I/O	General-purpose digital I/O with port interrupt and wake-up capability and with reconfigurable port mapping secondary function
P4.0	P4.0	56	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P4.1	P4.1	57	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P4.2	P4.2	58	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P4.3	P4.3	59	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P4.4	P4.4	60	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P4.5	P4.5	61	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P4.6	P4.6	62	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P4.7	P4.7	63	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P5.0	P5.0	64	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P5.1	P5.1	65	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P5.2	P5.2	66	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P5.3	P5.3	67	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P5.4	P5.4	68	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P5.5	P5.5	69	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P5.6	P5.6	70	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P5.7	P5.7	71	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P6.0	P6.0	54	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P6.1	P6.1	55	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P6.2	P6.2	76	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P6.3	P6.3	77	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P6.4	P6.4	78	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P6.5	P6.5	79	I/O	General-purpose digital I/O with port interrupt and wake-up capability
P6.6	P6.6	80	I/O	General-purpose digital I/O with port interrupt, wake-up, and glitch filtering capability
P6.7	P6.7	81	I/O	General-purpose digital I/O with port interrupt, wake-up, and glitch filtering capability
P7.0	P7.0	88	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)
P7.1	P7.1	89	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)
P7.2	P7.2	90	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)

	P7.3	P7.3	91	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)
	P7.4	P7.4	26	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)
	P7.5	P7.5	27	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)
	P7.6	P7.6	28	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)
	P7.7	P7.7	29	I/O	General-purpose digital I/O with reconfigurable port mapping secondary function (RD)
	P8.0	P8.0	30	I/O	General-purpose digital I/O
	P8.1	P8.1	31	I/O	General-purpose digital I/O
	P8.2	P8.2	46	I/O	General-purpose digital I/O
	P8.3	P8.3	47	I/O	General-purpose digital I/O
	P8.4	P8.4	48	I/O	General-purpose digital I/O
	P8.5	P8.5	49	I/O	General-purpose digital I/O
	P8.6	P8.6	50	I/O	General-purpose digital I/O
	P8.7	P8.7	51	I/O	General-purpose digital I/O
	P9.0	P9.0	52	I/O	General-purpose digital I/O
	P9.1	P9.1	53	I/O	General-purpose digital I/O
	P9.2	P9.2	74	I/O	General-purpose digital I/O
	P9.3	P9.3	75	I/O	General-purpose digital I/O
	P9.4	P9.4	96	I/O	General-purpose digital I/O
	P9.5	P9.5	97	1/0	General-purpose digital I/O
	P9.6	P9.6	98	1/0	General-purpose digital I/O
	P9.7	P9.7	99	I/O	General-purpose digital I/O
	P10.0	P10.0	100	1/0	General-purpose digital I/O
	P10.1	P10.1	1	1/0	General-purpose digital I/O
	P10.1	P10.1	2	1/0	General-purpose digital I/O
	P10.2	P10.2	3	1/0	General-purpose digital I/O
	P10.3 P10.4	P10.3	24	1/0	General-purpose digital I/O
	P10.4 P10.5	P10.4	25	1/0	General-purpose digital I/O
	PJ.0	PJ.0	41	1/0	General-purpose digital I/O
	PJ.1	PJ.1	42	1/0	General-purpose digital I/O
	PJ.1 PJ.2	PJ.1 PJ.2	85		· · · -
	PJ.2 PJ.3	PJ.2	86	I/O I/O	General-purpose digital I/O General-purpose digital I/O
		+ +	+		
	PJ.4	PJ.4	92	1/0	General-purpose digital I/O
	PJ.5	PJ.5	93	1/0	General-purpose digital I/O
	UCB0SCL	P1.7	11	1/0	I2C clock in eUSCI_B0 I2C mode
	UCB0SDA	P1.6	10	I/O	I2C data in eUSCI_B0 I2C mode
	UCB1SCL	P6.5	79	1/0	I2C clock in eUSCI_B1 I2C mode
2C	UCB1SDA	P6.4	78	I/O	I2C data in eUSCI_B1 I2C mode
	UCB3SCL	P10.3	3	I/O	I2C clock in eUSCI_B3 I2C mode
	UCB3SCL	P6.7	81	1/0	I2C clock in eUSCI_B3 I2C mode
	UCB3SDA	P10.2	2	I/O	I2C data in eUSCI_B3 I2C mode
	UCB3SDA	P6.6	80	I/O	I2C data in eUSCI_B3 I2C mode
ort	PM_C0OUT	P7.1	89	0	Default mapping: Comparator_E0 output
oper	PM_C1OUT	P7.2	90	0	Default mapping: Comparator_E1 output
	PM_DMAE0	P7.0	88	l l	Default mapping: DMA external trigger input
	PM_SMCLK	P7.0	88	0	Default mapping: SMCLK clock output
	PM_TA0.0	P7.3	91	I/O	Default mapping: TA0 CCR0 capture: CCI0A input, compare: Out0
	PM_TA0.1	P2.4	20	I/O	Default mapping: TA0 CCR1 capture: CCl1A input, compare: Out1
	PM_TA0.2	P2.5	21	I/O	Default mapping: TA0 CCR2 capture: CCI2A input, compare: Out2
	PM_TA0.3	P2.6	22	I/O	Default mapping: TA0 CCR3 capture: CCI3A input, compare: Out3
	PM_TA0.4	P2.7	23	I/O	Default mapping: TA0 CCR4 capture: CCI4A input, compare: Out4
	PM_TA0CLK	P7.1	89	I	Default mapping: TA0 input clock
	PM_TA1.2	P7.6	28	I/O	Default mapping: TA1 CCR2 capture: CCI2A input, compare: Out2
	PM_TA1.3	P7.5	27	I/O	Default mapping: TA1 CCR3 capture: CCI3A input, compare: Out3
	PM_TA1.4	P7.4	26	I/O	Default mapping: TA1 CCR4 capture: CCI4A input, compare: Out4
	PM TA1CLK	P7.2	90		Default mapping: TA1 input clock

İ	l i		i i	İ	
		50.4	4-		Default mapping: Clock signal input in eUSCI_A1 SPI slave mode.
	PM_UCA1CLK		17		Clock signal output in eUSCI_A1 SPI master mode
	PM_UCA1RXD		18		Default mapping: Receive data in eUSCI_A1 UART mode
	PM_UCA1SIM		19		Default mapping: Slave in, master out for eUSCI_A1 SPI mode
	PM_UCA1SON		18		Default mapping: Slave out, master in for eUSCI_A1 SPI mode
	PM_UCA1STE		16		Default mapping: Slave transmit enable for eUSCI_A1 SPI mode
	PM_UCA1TXD	P2.3	19		Default mapping: Transmit data for eUSCI_A1 UART mode
	PM_UCA2CLK	P3.1	33	I/O	Default mapping: Clock signal input for eUSCI_A2 SPI slave mode. Clock signal output for eUSCI_A2 SPI master mode
	PM_UCA2RXD	P3.2	34	I	Default mapping: Receive data for eUSCI_A2 UART mode
	PM_UCA2SIM	DP3.3	35	I/O	Default mapping: Slave in, master out for eUSCI_A2 SPI mode
	PM_UCA2SOM	IIP3.2	34	I/O	Default mapping: Slave out, master in for eUSCI_A2 SPI mode
	PM_UCA2STE	P3.0	32	I/O	Default mapping: Slave transmit enable for eUSCI_A2 SPI mode
	PM_UCA2TXD	P3.3	35	0	Default mapping: Transmit data for eUSCI A2 UART mode
	PM_UCB2CLK		37	I/O	Default mapping: Clock signal input for eUSCI_B2 SPI slave mode. Clock signal output for eUSCI_B2 SPI master mode
	PM_UCB2SCL		39		Default mapping: I2C clock for eUSCI B2 I2C mode
	PM_UCB2SDA		38		Default mapping: I2C data for eUSCI_B2 I2C mode
	PM UCB2SIM		38		Default mapping: Slave in, master out for eUSCI B2 SPI mode
	PM UCB2SOM		39		Default mapping: Slave out, master in for eUSCI_B2 SFI mode
			36		
	PM_UCB2STE AVCC1	r 3.4	45		Default mapping: Slave transmit enable for eUSCI_B2 SPI mode
			87		Analog power supply
	AVCC2				Analog power supply
	AVSS1		43		Analog ground supply
	AVSS2		84		Analog ground supply
	AVSS3		40		Analog ground supply
	DVCC1		13		Digital power supply
Power	DVCC2		73		Digital power supply
	DVSS1		15		Digital ground supply
	DVSS2		72		Digital ground supply
	DVSS3		82		Must be connected to ground
	VCORE		12		Regulated core power supply (internal use only, no external current loading)
	VSW		14		DC/DC converter switching output
RTC	RTCCLK	P4.3	59		RTC C clock calibration output
KIO	VREF+	P5.6	70		Internal shared reference voltage positive terminal
	VREF-	P5.7	71		Internal shared reference voltage positive terminal
Reference		P5.6	70		Positive terminal of external reference voltage to ADC
Kelerence	VEKEFT	F3.0	70		-
	VeREF-	P5.7	71		Negative terminal of external reference voltage to ADC (recommended to connect to onboard ground)
SPI					Clock signal input for eUSCI_A0 SPI slave mode. Clock signal output
	UCA0CLK	P1.1	5		for eUSCI_A0 SPI master mode
	UCA0SIMO	P1.3	7		Slave in, master out for eUSCI_A0 SPI mode
	UCA0SOMI	P1.2	6		Slave out, master in for eUSCI_A0 SPI mode
	UCA0STE	P1.0	4	I/O	Slave transmit enable for eUSCI_A0 SPI mode
	UCA3CLK	P9.5	97		Clock signal input for eUSCI_A3 SPI slave mode. Clock signal output for eUSCI_A3 SPI master mode
	UCA3SIMO	P9.7	99		Slave in, master out for eUSCI_A3 SPI mode
	UCA3SOMI	P9.6	98		Slave out, master in for eUSCI_A3 SPI mode
	UCA3STE	P9.4	96		Slave transmit enable for eUSCI_A3 SPI mode
	UCB0CLK	P1.5	9	I/O	Clock signal input for eUSCI_B0 SPI slave mode. Clock signal output for eUSCI_B0 SPI master mode
	UCB0SIMO	P1.6	10	I/O	Slave in, master out for eUSCI_B0 SPI mode
	UCB0SOMI	P1.7	11	I/O	Slave out, master in for eUSCI_B0 SPI mode
	UCB0STE	P1.4	8	I/O	Slave transmit enable for eUSCI_B0 SPI mode
	UCB1CLK	P6.3	77	I/O	Clock signal input for eUSCI_B1 SPI slave mode. Clock signal output for eUSCI_B1 SPI master mode
	UCB1SIMO	P6.4	78		Slave in, master out for eUSCI B1 SPI mode
	UCB1SOMI	P6.5	79		Slave out, master in for eUSCI B1 SPI mode
	UCB1STE	P6.2	76		Slave transmit enable for eUSCI B1 SPI mode
1	()				1

ı	i	ı			İ		1
							Clock signal input for eUSCI_B3 SPI slave mode. Clock signal output
	UCB3CLK	P10.1		1	31	I/O	for eUSCI_B3 SPI master mode
	UCB3SIMO	P10.2	P6.6	2	80	I/O	Slave in, master out for eUSCI_B3 SPI mode
	UCB3SOMI	P10.3	P6.7	3	81	I/O	Slave out, master in for eUSCI_B3 SPI mode
	UCB3STE	P8.0	P10.0	30	100	I/O	Slave transmit enable for eUSCI_B3 SPI mode
	NMI			83		I	External nonmaskable interrupt
System	RSTn			83		I	External reset (active low)
	SVMHOUT	P4.4		60		0	SVMH output
Thermal	QFN Pad		0	N/A			QFN package exposed thermal pad. TI recommends connection to VSS.
	PM_TA1.1	P7.7		29		I/O	Default mapping: TA1 CCR1 capture: CCI1A input, compare: Out1
	TA1.0	P8.0		30		I/O	TA1 CCR0 capture: CCI0A input, compare: Out0
	TA2.0	P8.1		31		I/O	TA2 CCR0 capture: CCI0A input, compare: Out0
	TA2.1	P5.6		70		I/O	TA2 CCR1 capture: CCI1A input, compare: Out1
	TA2.2	P5.7		71		I/O	TA2 CCR2 capture: CCI2A input, compare: Out2
	TA2.3	P6.6		80		I/O	TA2 CCR3 capture: CCI3A input, compare: Out3
Timer	TA2.4	P6.7		81		I/O	TA2 CCR4 capture: CCI4A input, compare: Out4
Tille	TA2CLK	P4.2		58		- 1	TA2 input clock
	TA3.0	P10.4		24		I/O	TA3 CCR0 capture: CCI0A input, compare: Out0
	TA3.1	P10.5		25		I/O	TA3 CCR1 capture: CCl1A input, compare: Out1
	TA3.2	P8.2		46		I/O	TA3 CCR2 capture: CCI2A input, compare: Out2
	TA3.3	P9.2		74		I/O	TA3 CCR3 capture: CCI3A input, compare: Out3
	TA3.4	P9.3		75		I/O	TA3 CCR4 capture: CCI4A input, compare: Out4
	TA3CLK	P8.3		47		I	TA3 input clock
	UCA0RXD	P1.2		6		I	Receive data for eUSCI_A0 UART mode
UART	UCA0TXD	P1.3		7		0	Transmit data for eUSCI_A0 UART mode
UANI	UCA3RXD	P9.6		98		I	Receive data for eUSCI_A3 UART mode
	UCA3TXD	P9.7		99		0	Transmit data for eUSCI_A3 UART mode