HCPL-0700, HCPL-0701, HCNW138, HCNW139, 6N139, 6N138,



Low Input Current, High Gain Optocouplers

Data Sheet




Description

These high gain series couplers use a Light Emitting Diode and an integrated high gain photodetector to provide extremely high current transfer ratio between input and output. Separate pins for the photodiode and output stage result in TTL compatible saturation voltages and high speed operation. Where desired the V_{CC} and V_{O} terminals may be tied together to achieve conventional photodarlington operation. A base access terminal allows a gain bandwidth adjustment to be made.

The 6N139, HCPL-0701, and HCNW139 are for use in CMOS, LSTTL or other low power applications. A 400% minimum current transfer ratio is guaranteed over 0 to 70°C operating range for only 0.5 mA of LED current.

The 6N138, HCPL-0700, and HCNW138 are designed for use mainly in TTL applications. Current Transfer Ratio (CTR) is 300% minimum over 0 to 70°C for an LED current of 1.6 mA (1TTL Unit load). A 300% minimum CTR enables operation with 1TTL Load using a 2.2 k Ω pull-up resistor.

Functional Diagram



* 5000 V rms/1 minute rating is for HCNW139/138 and Option 020 (6N139/138) products only. A 0.1 μ F bypass capacitor connected between pins 8 and 5 is recommended.

Features

- High current transfer ratio 2000% typical (4500 % typical for HCNW139/138)
- Low input current requirements 0.5 mA
- TTL compatible output 0.1 V V_{OL} typical
- Performance guaranteed over temperature 0°C to 70°C
- Base access allows gain bandwidth adjustment
- High output current 60 mA
- Safetyapproval
 - UL recognized 3750 V rms for 1 minute and 5000 V rms* for 1 minute per UL 1577
 - CSA approved
 - IEC/EN/DIN EN 60747-5-5 approved with V_{IORM} = 1414 V_{peak} for HCNW139 and HCNW138
- Available in 8-Pin DIP or SOIC-8 footprint or widebody package
- MIL-PRF-38534 hermetic version available (HCPL-5700/1)

Applications

- Ground isolate most logic families TTL/TTL, CMOS/ TTL, CMOS/CMOS, LSTTL/TTL, CMOS/LSTTL
- Low input current line receiver
- High voltage insulation (HCNW139/138)
- EIA RS-232C line receiver
- Telephone ring detector
- 117 V ac line voltage status indicator low input power dissipation
- Low power systems ground isolation

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD. The components featured in this datasheet are not to be used in military or aerospace applications or environments.

Selection for lower input current down to 250 µA is available upon request.

The HCPL-0701 and HCPL-0700 are surface mount devices packaged in an industry standard SOIC-8 footprint.

The SOIC-8 does not require "through holes" in a PCB. This package occupies approximately one-third the footprint area of the standard dual-in-line package. The lead profile is designed to be compatible with standard surface mount processes.


The HCNW139 and HCNW138 are packaged in a widebody encapsulation that provides creepage and clearance dimensions suitable for safety approval by regulatory agencies worldwide.

Selection Guide

8-Pin (300 I			Outline)-8	Widebody (400 mil)			Absolute Maximum V _{cc}	Hermetic
Single Channel	Dual Channel Package	Single Channel Package	Dual Channel Package	Package Single Channel	Minimum Input ON Current	Minimum		Single and Dual Channel Packages
Package	HCPL-	HCPL-	HCPL-	Package	(I _F)	CTR		HCPL-
6N139	2731[1]	0701	0731	HCNW139	0.5 mA	400%	18 V	
6N138	2730[1]	0700	0730	HCNW138	1.6 mA	300%	7 V	
HCPL-4701 ^[1]	4731[1]	070A ^[1]	073A ^[1]		40 μΑ	800%	18 V	
					0.5 mA	300%	20 V	5701 ^[1]
								5700[1]
								5731 ^[1]
								5730 ^[1]

Note:

Schematic



^{1.} Technical data are on separate Avago publications.

Ordering Information

6N138, 6N139, HCPL-0700 and HCPL-0701 are UL Recognized with 3750 Vrms for 1 minute per UL1577 and are approved under CSA Component Acceptance Notice #5, File CA 88324.

	0pt	tion					UL 5000 Vrms/		
Part Number	RoHS Compliant	non RoHS Compliant	Package	Surface Mount	Gull Wing	Tape & Reel	1 Minute rating	IEC/EN/DIN EN 60747-5-5	Quantity
6N138	-000E	no option							50 per tube
6N139	-300E	#300		Χ	Χ				50 per tube
	-500E	#500		Χ	Χ	Χ			1000 per reel
	-020E	#020					Χ		50 per tube
	-320E	#320	300 mil DIP-8	X	Χ		Χ		50 per tube
	-520E	#520		X	Х	Х	Х		1000 per reel
	-060E	#060						Х	50 per tube
	-360E	#360		X	Х			Х	50 per tube
	-560E	#560		X	Х	Х		Х	1000 per reel
HCPL-0700	-000E	no option		Х					100 per tube
HCPL-0701	-500E	#500	60.0	X		Х			1500 per reel
	-060E	#060	SO-8	X				Х	100 per tube
	-560E	#560		X		Х		Х	1500 per reel
HCNW138	-000E	no option	400 mil						42 per tube
HCNW139	-300E	#300	Widebody	X	Х				42 per tube
	-500E	#500	DIP-8	X	Х	Х			750 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

6N138-560E to order product of 300 mil DIP Gull Wing Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval and RoHS compliant.

Example 2:


HCPL-0700 to order product of 300 mil DIP package in Tube packaging and non RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

Remarks: The notation '#XXX' is used for existing products, while (new) products launched since July 15, 2001 and RoHS compliant will use '-XXXE.'


Package Outline Drawings

8-Pin DIP Package (6N139/6N138)**




^{**}JEDEC Registered Data.

8-Pin DIP Package with Gull Wing Surface Mount Option 300 (6N139/6N138)




NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.


Small Outline SO-8 Package (HCPL-0701/HCPL-0700)



8-Pin Widebody DIP Package (HCNW139/HCNW138)



8-Pin Widebody DIP Package with Gull Wing Surface Mount Option 300 (HCNW139/HCNW138)



 $\label{lem:dimensions} \textbf{DIMENSIONS IN MILLIMETERS (INCHES).}$

 $\label{eq:lead_coplanarity} \textbf{LEAD_COPLANARITY} = \textbf{0.10} \; \textbf{mm} \; (\textbf{0.004_INCHES}).$

NOTE: FLOATING LEAD PROTRUSION IS 0.25 mm (10 mils) MAX.

Solder Reflow Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

Regulatory Information

The 6N139/138, HCNW139/138, and HCPL-0701/0700 have been approved by the following organizations:

UL Recognized under UL 1577, Component Recognition Program, File E55361.

CSA Approved under CSA Component Acceptance Notice #5, File CA 88324.

IEC/EN/DIN EN 60747-5-5 HCNW139/138 and Option 060/360/560 only

Insulation and Safety Related Specifications

Parameter	Symbol	8-Pin DIP (300 Mil) Value	SO-8 Value	Widebody (400 Mil) Value	Units	Conditions
Minimum External Air Gap (External Clearance)	L(101)	7.1	4.9	9.6	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	7.4	4.8	10.0	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	1.0	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Minimum Internal Tracking (Internal Creepage)		NA	NA	4.0	mm	Measured from input terminals to output terminals, along internal cavity.
Tracking Resistance (Comparative Tracking Index)	СТІ	200	200	200	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa	Illa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Option 300 - surface mount classification is Class A in accordance with CECC 00802.

IEC/EN/DIN EN 60747-5-5 Insulation Characteristics (HCNW139 and HCNW138)

Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110, Table 1			
for rated mains voltage ≤ 150 Vrms		I - IV	
for rated mains voltage ≤ 300 Vrms		I – IV	
for rated mains voltage ≤ 600 Vrms		I – IV	
for rated mains voltage ≤ 1000 Vrms		I – III	
Climatic Classification		0/70/21	
Pollution Degree (DIN VDE 0110/39)		2	
Maximum Working Insulation Voltage	V_{IORM}	1414	V _{peak}
Input to Output Test Voltage, Method b* $V_{IORM} \times 1.875 = V_{PR'} 100\%$ Production Test with $t_m = 1$ sec, Partial discharge < 5 pC	$V_{\mathtt{PR}}$	2651	V _{peak}
Input to Output Test Voltage, Method a* $V_{IORM} \times 1.6 = V_{PR}$, Type and Sample Test, $t_m = 10$ sec, Partial discharge < 5 pC	$V_{\mathtt{PR}}$	2262	V_{peak}
Highest Allowable Overvoltage (Transient Overvoltage t _{ini} = 60 sec)	V _{IOTM}	8000	V
Safety-limiting values – maximum values allowed in the event of a failure.			
Case Temperature	T_s	150	°C
Input Current	I _{s, INPUT}	400	mA
Output Power	P _{s, OUTPUT}	700	mW
Insulation Resistance at T _{sr} V _{IO} = 500 V	R_s	>109	Ω

^{*}Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section, IEC/EN/DIN EN 60747-5-5, for a detailed description.

Note: Isolation characteristics are guaranteed only within the safety maximum ratings which must be ensured by protective circuits in application.

Absolute Maximum Ratings* (No Derating Required up to 85°C)

Parameter		Symbol	Min.	Max.	Units
Storage Temperature		T _s	-55	125	°C
Operating Temperature**		T _A	-40	85	°C
Average Forward Input Current		I _{F(AVG)}		20	mA
Peak Forward Input Current (50% Duty Cycle, 1 ms Pulse Width)		I _{FPK}		40	mA
Peak Transient Input Current (<1 µs Pulse Width, 300 pps)		I _{F(TRAN)}		1.0	А
Reverse Input Voltage		V _R		5	V
	HCNW139/138	_		3	V
Input Power Dissipation		Pı		35	mW
Output Current (Pin 6)		I ₀		60	mA
Emitter Base Reverse Voltage (Pin 5-7)		V _{EB}		0.5	V
Supply Voltage and Output Voltage (6N139, HCPL-0701, HCNW139)		V_{CC}	-0.5	18	V
Supply Voltage and Output Voltage (6N138, HCPL-0700, HCNW138)		V _{cc}	-0.5	7	V
Output Power Dissipation		Po		100	mW
Total Power Dissipation		P _T		135	mW
Lead Solder Temperature		260°C for 1	0 sec., 1.6 mm b	elow seating plane	
(for Through Hole Devices)	HCNW139/138	260°C for 1	0 sec., up to sea	ting plane	
Reflow Temperature Profile (for SOIC-8 and Option #300)		See Packag	je Outline Draw	ings section	

^{*}JEDEC Registered Data for 6N139 and 6N138.

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units	
Power Supply Voltage	V_{cc}	4.5	18	V	
Forward Input Current (ON)	I _{F(ON)}	0.5	12.0	mA	
Forward Input Voltage (OFF)	$V_{F(OFF)}$	0	0.8	V	
Operating Temperature	T _A	0	70	°C	

^{**0°}C to 70°C on JEDEC Registration.

Electrical Specifications

0°C \leq $T_A \leq$ 70°C, 4.5 V \leq $V_{CC} \leq$ 18 V, 0.5 mA \leq $I_{F(ON)} \leq$ 12 mA, 0 V \leq $V_{F(OFF)} \leq$ 0.8 V, unless otherwise specified. All Typicals at $T_A = 25$ °C. See Note 7.

Parameter	Sym.	Device	Min.	Тур.**		Units			Fig.	Note
Current	CTR	6N139	400*	2000	5000	%	$I_F = 0.5 \text{ mA}$	$V_{CC} = 4.5$	2, 3	1, 2,
Transfer		HCPL-0701	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		4					
Ratio		HCNW139	400	4500		_				
		6N139	500*	1600	2600	_	$I_F = 1.6 \text{ mA}$			
		HCPL-0701	_							
		HCNW139	500	3000		_				
						_	$I_{\rm F} = 5.0 {\rm mA}$	_		
						_		_		
		6N138			2600	_		_		
		HCPL-0700					4			
		HCNW138	_	1500		_				
Logic Low	V _{OL}	6N139			0.4	V	$I_{\rm F} = 0.5 {\rm mA}$	$V_{cc} = 4.5$	1	2
Output	-OL	HCPL-0701						100		
Voltage		HCNW139						_	10 4,8	
							$I_F = 5.0 \text{ mA},$	_		
					_		$I_0 = 15 \text{ mA}$			
				0.2			$I_F = 12 \text{ mA},$	_		
					_		$I_0 = 24 \text{ mA}$	_		
		6N138		0.1			$I_F = 1.6 \text{ mA},$			
		HCPL-0700					$I_0 = 4.8 \text{ mA}$			
		HCNW138								-
Logic High	I_{OH}	6N139		0.05	100	μΑ	$V_0 = V_{CC} = 18 \text{ V}$	$I_F = 0 \text{ mA}$		2
Output		HCPL-0701								
Current		HCNW139	_		250	_		_		
		6N138		0.1	250		$V_O = V_{CC} = /V$			
		HCPL-0700 HCNW138								
Logic Low	I _{CCL}	6N138/139		0.4	1.5	mΔ	L = 16 mA V =	Open	10	2
Supply	ICCL	HCPL-0701/0700		0.4	1.5	ША		ореп,	10	2
Current		HCNW139	_	0.5	2	_	•((10 •			
		HCNW138	_	0.5	2					
Logic High	I _{CCH}	6N138/139		0.01	10	пΔ	I_ = 0 mA V_ = 0)nen		2
Supply	ICCH	HCPL-0701/0700	_	0.01	10	μΛ		pen,		2
Current			_		1	_	101			
		HCNW139	_		1					
l		HCNW138	1.25	1.40	1 7*		T 25%	1 1 6 1	4.0	
Input Forward	V_{F}	6N138 6N139	1.25	_ 1.40		V	$I_A = 25^{\circ}C$,	$_{-}$ I _F = 1.6 mA	4, 8	
Voltage		HCPL-0701			1./5					
voltage		HCPL-0700								
		HCNW139	1.0	1.45	1.85	_	T _A = 25°C		_	
		HCNW138				_		_		
Input Reverse	BVR					V	$I_0 = 10 \text{ µA}, T_0 = 2$	15°C		
Breakdown	DVIII	HCNW139		_		•				
Voltage		HCNW138	3.0				ι _R – 100 μ/, ι _A –	25 C		
Temperature		ΔV _F		-1.8		mV/°C	$I_{\rm F} = 1.6 {\rm mA}$		8	-
Coefficient of		ΔT_A				,	,		-	
Forward Voltage										
Input	C _{IN}			60		pF	$f = 1 MHz, V_F = 0$) V		
Capacitance		HCNW139		90						
		HCNW138								

^{*}JEDEC Registered Data for 6N139 and 6N138. **All typical values at $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5 \text{ V}$, unless otherwise noted.

Switching Specifications (AC)

Over recommended operating conditions ($T_A = 0$ to 70° C), $V_{CC} = 5$ V, unless otherwise specified.

Parameter	Sym.	Device	Min.	Typ. **	Max.		Units	Test Conditions	Fig.	Note
					T _A =25°C				5, 6, 7, 9, —	
Propagation Delay Time	t _{PHL}	6N139		5	25*	30	μs	$I_F = 0.5 \text{ mA},$		2, 4
to Logic Low at Output		HCPL-0701 HCNW139		12				$RI = 4.7 \text{ k}\Omega$	5, 6, 7, 9,	
		6N139 HCPL-0701		0.2	1*	2	μs	$I_F = 12 \text{ mA},$ $RI = 270 \Omega$		
		HCNW139	_	11	_					
		6N138 HCPL-0700		1.6	10*	15	μs	$I_F = 1.6 \text{ mA},$ $RI = 2.2 \text{ k}\Omega$		
		HCNW138		11						
Propagation Delay Time to Logic High at Output	t _{PLH}	6N139 HCPL-0701		18	60*	90	μs	$I_F = 0.5 \text{ mA},$ $RI = 4.7 \text{ k}\Omega$		2, 4
		HCNW139	_	115	12	-				
		6N139 HCPL-0701		2	7*	10	μs	$I_F = 12 \text{ mA},$ $RI = 270 \Omega$		
		HCNW139	_	11	_					
		6N138 HCPL-0700		10	35*	50	μs	$I_F = 1.6 \text{ mA,} \ RI = 2.2 \text{ k}\Omega$		
		HCNW138	_	70	_				7, 9,	
Common Mode Transient Immunity at Logic High Output	CM _H		1000	10000			V/µs	$\begin{split} I_F &= 0 \text{ mA}, \\ T_A &= 25^{\circ}\text{C} \\ RI &= 2.2 \text{ k}\Omega \\ \left V_{\text{CM}}\right &= 10 \\ Vp\text{-p} \end{split}$	13	5, 6
Common Mode Transient Immunity at Logic Low Output	CM _L		1000	10000			V/µs	$I_F = 1.6 \text{ mA},$ $T_A = 25^{\circ}\text{C}$ $RI = 2.2 \text{ k}\Omega$ $ V_{CM} = 10$ $Vp-p$	13	5, 6

^{*} JEDEC Registered Data for 6N139 and 6N138.

^{**}All typical values at $T_A = 25^{\circ}\text{C}$ and $V_{CC} = 5 \text{ V}$, unless otherwise noted.

Package Characteristics

Parameter		Sym.	Min.	Тур.**	Max.	Units	Test Conditions	Fig.	Note
Input-Output I Withstand Volt	,	V _{ISO}	3750			V rms	RH < 50%, t = 1 min., $T_A = 25$ °C		3, 8
	Option 020 HCNW139 HCNW138		5000						3, 9
Resistance (Input-Output)		R _{I-O}		1012		Ω	V _{I-O} = 500 Vdc RH < 45%		3
Capacitance (I	nput-Output)	C _{I-O}		0.6		pF	f = 1 MHz		3

^{**}All typicals at $T_A = 25$ °C, unless otherwise noted.

†The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table (if applicable), your equipment level safety specification or Avago Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage."

Notes:

- 1. DC CURRENT TRANSFER RATIO (CTR) is defined as the ratio of output collector current, I_r, to the forward LED input current, I_r, times 100%.
- 2. Pin 7 Open.
- 3. Device considered a two-terminal device. Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
- 4. Use of a resistor between pin 5 and 7 will decrease gain and delay time. Significant reduction in overall gain can occur when using resistor values below 47 k Ω . For more information, please contact your local Avago Components representative.
- 5. Common mode transient immunity in a Logic High level is the maximum tolerable (positive) dV_{CM}/dt of the common mode pulse, V_{CM} , to assure that the output will remain in a Logic High state (i.e., $V_O > 2.0 \, \text{V}$). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative) dV_{CM}/dt of the common mode pulse, V_{CM} to assure that the output will remain in a Logic Low state (i.e., $V_O < 0.8 \, \text{V}$).
- 6. In applications where dV/dt may exceed 50,000 V/ μ s (such as static discharge) a series resistor, R_{CC}, should be included to protect the detector IC from destructively high surge currents. The recommended value is R_{CC} = 220 Ω .
- 7. Use of a 0.1 µF bypass capacitor connected between pins 8 and 5 adjacent to the device is recommended.
- 8. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage 4500 V rms for 1 second (leakage detection current limit, $l_{+0} < 5 \mu A$). This test is performed before the 100% production test shown in the IEC/EN/DIN EN 60747-5-5 Insulation Related Characteristics Table, if applicable.
- 9. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage > 6000 V rms for 1 second (leakage detection current limit, I₁₋₀ < 5 μA). This test is performed before the 100% production test for partial discharge (method b) shown in the IEC/EN/DIN EN 60747-5-5 Insulation Related Characteristics Table, if applicable.




Figure 1. 6N138/6N139 DC transfer characteristics




Figure 2. Current transfer ratio vs. forward current 6N138/6N139




Figure 3. 6N138/6N139 output current vs. input diode forward current




Figure 4. Input diode forward current vs. forward voltage




Figure 5. Propagation delay vs. temperature




Figure 6. Propagation delay vs. temperature




Figure 7. Propagation delay vs. temperature




Figure 8. Forward voltage vs. temperature




Figure 9. Nonsaturated rise and fall times vs. load resistance




Figure 10. Logic low supply current vs. forward current




Figure 11. Thermal derating curve, dependence of safety limiting value with case temperature per IEC/EN/DIN EN 60747-5-5






Figure 12. Switching test circuit





R_{CC} (SEE NOTE 6)

R_{CC} (SEE NOTE 6)

R_L

V_{FF}

PULSE GEN.

Figure 13. Test circuit for transient immunity and typical waveforms

For product information and a complete list of distributors, please go to our website:

AVAGO