







Institute for Computing Systems Architecture

A Machine Learning Based Parallelization Assistant

Aleksandr Maramzin, Christos Vasiladiotis, Roberto Castañeda Lozano, Björn Franke, Murray Cole

> The University of Edinburgh **United Kingdom**













Institute for Computing Systems Architecture

A Machine Learning Based Parallelization Assistant

Aleksandr Maramzin, Christos Vasiladiotis, Roberto Castañeda Lozano, Björn Franke, Murrav Cole

"It Looks Like You're Writing a Parallel Loop"





Presentation Structure

- Problem statement
- How to use the assistant tool
- Assistant internals
- Parallelization of SNU NPB benchmarks






Problem Statement


Parallel Hardware is Ubiqutous



Software is Sequential




Automatic Parallelization is Limited



Manual Parallelization is Hard



Problem Statement



statement

statement.

statement,,

statement.



Problem Statement

NAS Parallel Benchmarks (NPB)



Parallelization Speedup (Gmean)


Manual: **1.73**x

Automatic: **0.79x** - **1.10x**



Programmer still plays the major role in the hard task of software parallelization

```
Source Code
  for (int i=0; ... ) {
for (int j=0; j<n;...) {
  L_n:
   for (int m=0;...) {
         for (int k=m; k<n;...) {
```




```
Source Code
  for (int i=0; ... ) {
for (int j=0; j<n;...) {
  L_n:
   for (int m=0;...) {
         for (int k=m; k<n;...) {
```



```
Source Code
  for (int i=0; ... ) {
for (int j=0; j<n;...) {
  L_n:
   for (int m=0;...) {
         for (int k=m; k<n;...) {
```

Program Loop Rankings

Source Order L_0, L_1, \ldots, L_n




```
Source Code
  for (int i=0; ... ) {
for (int j=0; j<n;...) {
  L_n:
   for (int m=0;...) {
         for (int k=m; k<n;...) {
```

Program Loop Rankings



Source Order L_0, L_1, \ldots, L_n






```
Source Code
  for (int i=0; ... ) {
for (int j=0; j<n;...) {
  L_n:
   for (int m=0;...) {
         for (int k=m; k<n;...) {
```

Program Loop Rankings



Source Order L_0, L_1, \ldots, L_n








```
Source Code
  for (int i=0; ... ) {
for (int j=0; j<n;...) {
  L_n:
   for (int m=0;...) {
         for (int k=m; k<n;...) {
```


Program Loop Rankings Source Order L₀, L₁, ..., L_n




```
Source Code
  for (int i=0; ... ) {
for (int j=0; j<n;...) {
   L_n:
   for (int m=0;...) {
         for (int k=m; k<n;...) {
```




```
Source Code
  for (int i=0; ... ) {
for (int j=0; j<n;...) {
   L_n:
   for (int m=0;...) {
         for (int k=m; k<n;...) {
```



```
Source Code
  for (int i=0; ... ) {
for (int j=0; j<n;...) {
   L_n:
   for (int m=0;...) {
         for (int k=m; k<n;...) {
```




```
Source Code
  for (int i=0; ... ) {
for (int j=0; j<n;...) {
   L_n:
   for (int m=0;...) {
         for (int k=m; k<n;...) {
```



Proposed Solution

(ML based software parallelization assistant)

Tool

















Training Data Set




```
Parallelizable loops for (int i=...) { ... } [f_1, f_2, ..., f_n] ... for (int j=...) { ... } [f_1, f_2, ..., f_n] 995 loops


Non-parallelizable loops while (true) { ... } [f_1, f_2, ..., f_n] ... for (int k=...) { ... } [f_1, f_2, ..., f_n] 420 loops
```






Training Data Set





Loop Features [74]





Loop features are based on static structural properties of loop program dependence graphs (PDGs):

- Absolute size
- Loop Iterator/Payload cohesion
- Number of dependence edges
- Instruction types (calls, loads/stores, etc.)
- etc.

ML Based Loop Parallelizability Model



ML Based Loop Parallelizability Model




Profiler



ML Based Loop Parallelizability Model





Profiler





ML Based Loop Parallelizability Model

















Results




Deployment of our assistant on SNU NPB benchmarks




Predictive performance of our ML based loop parallelizability model








FT benchmark



Profiler Loop Ranking


FT benchmark



FT benchmark


Profiler Loop Ranking


Transformation





FT benchmark

FT










ML Model Predictive Performance

Reference

ML model	accuracy	recall	precision
constant	70.32	100	70.32
uniform	46.27	41.50	69.79
SVC	90.04	95.24	91.06
AdaBoost	86.96	92.92	89.06
DT	84.36	89.57	87.90
RFC	86.65	93.22	88.47
MLP	89.40	93.77	91.39

Around 90% predictive accuracy

ML Model Predictive Performance




Summary & Conclusions

Al-inspired tool and methodology for manual software parallelization have been designed and implemented as a prototype:

- Loop parallelizability is learnable property
- Designed ML model of loop parallelizability achieves the accuracy of 90%
- The model has been integrated into parallelization assistant
- Deployed against SNU NPB benchmarks our assistant showed a faster parallelization process over traditional profile-guided method: a programmer is required to inspect and transform 20% less Lines Of Code (LOC)





Motivating example

VS.



SNU NPB Conjugate Gradient (CG) benchmark


```
Profiler's Loop
Ranking
```

- 1 cg.c:326
- 2 cg.c:484
- 3 cg.c:509

```
Assistant's Assistant's Parallel Loop
Loop Ranking Probability
```


- $(1) cg.c:509 \qquad \qquad [85\%]$
- 2 cg.c:326 [29%]
- 3 cg.c:484 [8%]

```
for (j = 0; j < lastrow-firstrow+1; j++) {
   suml = 0.0;
   for (k = rowstr[j]; k < rowstr[j+1]; k++)
      suml = suml + a[k]*p[colidx[k]];
   q[j] = suml;
}</pre>
cg.c:509
```




Problem Statement 2/2

NAS Parallel Benchmarks (NPB)




Problem Statement 2/2

NAS Parallel Benchmarks (NPB)




How to use the assistant

(from the programmers perspective)



Solution Scheme [1/2]



Loop features are based on static structural properties of loop program dependence graphs (PDGs):

- Absolute size
- Loop Iterator/Payload cohesion
- Number of dependence edges
- Instruction types (calls, loads/stores, etc.)

* Intel Compiler succeeds in parallelizing 812 loops

Loop labels are derived out of OpenMP pragmas present in parallelized SNU NPB versions as well as from the Intel Compiler's parallelization/vectorization reports.



100

How well do we do?

50-

40-

800

600

400

10

15

____rfc

- dt

= = serial

—▲ rfc

ada
dt
serial


CG

10

15 20 25

—▲ rfc → ada

- dt




вт

20


No change in 4 other benchmarks

Problem Statement

NAS Parallel Benchmarks (NPB)




Loop Features [74]




- Number of dependence edges
- Instruction types (calls, loads/stores, etc.)
- etc.

Assistant Training



Training Data Set



* Intel Compiler succeeds in parallelizing 812 loops

