Coordination of Synchronous Components with Time Triggered Programming

Seminar Report

Submitted in partial fulfillment of requirements for the degree of

Master of Technology Computer Science and Engineering

By

Avais Ahmad 173050043

Guided By

Prof. Paritosh K. Pandya Prof. Kavi Arya



Department of Computer Science and Engineering Indian Institute of Technology, Bombay

Dissertation Approval

The dissertation entitled Coordination of Synchronous Components with Time Triggered Programming by Avais Ahmad is approved for the degree of Master of Technology in Computer Science and Engineering from IIT Bombay.

Prof. Paritosh Pandya

CSE Dept, TIFR

Project Guide-1

Prof. Kavi Arya

CSE Dept, IIT Bombay

Project Guide-2

Prof. G. Sivakumar

CSE Dept, IIT Bombay

Examiner

Prof. Krishna S

CSE Dept, IIT Bombay

Examiner

Chairperson

Declaration

I declare that this written submission represents my ideas in my own words and where others' ideas or words have been included, I have adequately cited and referenced the original sources. I also declare that I have adhered to all principles of academic honesty and integrity and have not $mis represented \ or \ falsified \ any \ idea/data/fact/source \ in \ my \ submission. \ I \ understand$ that any violation of the above will be cause for disciplinary action by the Institute and can also evoke penal action from the sources which have thus not been properly cited or from whom proper permission has not been taken when needed.

ghais ghmad
(Signature)

AVAIS AHMAO

(Name of the student)

173050043 (Roll No.)

Date: 29-06-19

Acknowledgments

I would like to thank **Prof. Paritosh K. Pandya** and **Prof. Kavi Arya** for their keen guidance and constant support. All the meetings and discussions were highly useful in understanding the basics. I would like to thank my parents for constantly supporting me in every facet of my life. I would also like to thank **Naveen Cherupally** for helping me understand the basics of the problem

Abstract

This thesis addresses High Level Programming of Embedded Systems such as Robots. Reliability of embedded systems are of matter of great importance. To be efficiently able to coordinate complex systems there are three techniques available: Synchronous Programming, Asynchronous Programming and Time Triggered Programming. Synchronous languages like Statechart, Lustre and Heptagon, Asynchronous languages like Linda and Time Triggered language like Giotto are available. This report contains their literature survey and how they can be useful for coordination. We combined the synchronous programming of Heptagon [5] with Time Triggered Programming inspired by Giotto [1]. We call the resulting language as TTProg[Heptagon]. We have built a multi phase compiler for this high-level programming language and C-code is generated for final schedule. The automated compiler generate a static schedule which does not require any RTOS or context switching and is very useful for tight applications.

Contents

List of Figures				\mathbf{IX}
1	Intr	oducti	on	1
2	Lite	rature	Survey on Synchronous programming Languages	4
	2.1	Introd	uction to Statechart	4
		2.1.1	Clustering and Refinement	5
		2.1.2	Orthogonality	5
		2.1.3	Broadcasting	6
		2.1.4	Yakindu Tool	6
	2.2	Introd	uction to Lustre	8
		2.2.1	Operations	8
			2.2.1.1 if operation	8
			2.2.1.2 pre operation	8
			2.2.1.3 — > operation	9
		2.2.2	Code Structure	9
	2.3	Introd	uction to Heptagon	10
		2.3.1	New operations	10
			2.3.1.1 Switch	10
			2.3.1.2 Present	10
			2.3.1.3 Automata	11
			2.3.1.4 Array	12
			2.3.1.5 map	13
			2.3.1.6 fold	13
			2.3.1.7 mapfold	14
			2.3.1.8 Interfaces	14
		2.3.2	Code Structure	14
		233	Hentagon Evample	15

		2.3.3.1 Adaptive Cruise Control	15
	2.4	Asynchronous Programming and Linda	17
		2.4.1 Operations	18
		2.4.2 C-Linda program structure	19
	2.5	GALS model	19
3	TT	Prog: Time Triggered Programming	21
	3.1	Giotto Inspired TTProg	21
	3.2	Definition of TTProg	22
		3.2.1 Ports	22
		3.2.2 Tasks	22
		3.2.3 Drivers	22
		3.2.4 Task Invocation	23
	3.3	Logical Execution	23
	3.4	Formal Semantics for TTProg	25
		3.4.1 Program Configurations	25
		3.4.2 Micro Steps	25
		3.4.3 Example	26
	3.5	Compiler Implementation	27
	3.6	Issues	28
4	TT	Prog[Heptagon] and Input Structure	30
	4.1	Motivation	30
	4.2	TTProg[Heptagon] Proposal	30
	4.3	Input Structure	32
		4.3.1 giotto.json input file	32
		4.3.2 giotto_input.h and Device Driver Libraries	35
		4.3.2.1 giotto_input.h	35
		4.3.2.2 Device Driver Libraries	35
5	Stat	cic Scheduling and Sequential Implementation of TTProg	36
	5.1	Jitter Tolerance	36
	5.2	Micro Step Breakup and Equivalence with the Logical Schedule .	37
			38
	5.3	•	39
	5.4	<u> </u>	40
	5.5	Final Time Triggered Periodic Schedule	41

6	Cal	culatin	g the WCET	42
	6.1	Initial	izing Interrupts	43
	6.2	Using	Prescaler 64	43
	6.3	Defini	ng the ISR	44
	6.4	micros	s() function	44
	6.5	Limita	ations	45
7	Pha	se 1 C	Compiler	46
	7.1	Algori	thm	46
	7.2	Exam	ple	47
8	Pha	se 2 C	Compiler: TTProg Constraints	49
	8.1	Functi	ional Units of TTProg	49
		8.1.1	Driver	49
		8.1.2	Task	50
	8.2	Exam	ple of TTProg Execution	50
	8.3	TTPro	og Constraints	51
		8.3.1	Timing Constraints	51
			8.3.1.1 Actuator	51
			8.3.1.2 Sensors	52
			8.3.1.3 Boundary Constraints	52
		8.3.2	Precedence Constraints	53
			8.3.2.1 Precedence between Task and its Input Driver .	53
			8.3.2.2 Actuator dependent on Task Output	53
			8.3.2.3 Task input driver dependent on some task output	54
			8.3.2.4 Ordering of instances of Task	55
		8.3.3	Some extra Constraints for Z3	55
			8.3.3.1 Serialization Constraints	55
	8.4	Result		55
9	Pha	se 3 C	Compiler: Generating the C-code using the schedule	57
	9.1	Idea		58
			9.1.0.1 Schedule Case	60
			9.1.0.2 Interrupts	62
	9.2	Algori	thm and Technicalities	63
		9.2.1	Timer/Counter 4	64
			9.2.1.1 Computing time based on clocks	65
			9.2.1.2 Limitations	65
		9.2.2	Compiler Algorithm	65

	9.3	Example	66
10 Case Study 6			
	10.1	$Introduction \dots \dots$	69
	10.2	Heptagon Node	69
	10.3	TTProg Logical Execution	71
	10.4	Physical Schedule	73
	10.5	Results	76
11	Con	clusion	77
	11.1	Future Work	77
12	Refe	prences	79

List of Figures

1.1	General idea of Synchronous Data flow language $\ \ldots \ \ldots \ 1$
1.2	Asynchronous Programming
2.1	A simple statechart
2.2	Clustering
2.3	Refinement
2.4	Orthogonal State
2.5	Automata Example
2.6	Using heptagon as a coordinator
2.7	Adaptive Cruise control as a Black Box
2.8	Tuple Space
3.1	Timing and Data Dependency Diagram
3.2	Timeline
3.3	Configuration
3.4	Configuration
3.5	Compiler Implementation
4.1	Task- Node mapping
4.2	TTProg Structure
4.3	Sample Example
5.1	Dependencies
5.2	Data Flow
6.1	Calculating WCET
7.1	Phase 1 compiler
8.1	TTProg Task and Drivers

8.2	Sample Example	50
8.3	Actuator Jitter tolerance	51
8.4	Sensor Jitter tolerance	52
8.5	Dependency according to logical execution	53
8.6	Dependency according to logical execution	54
8.7	Result	56
9.1	Phase 3 Compiler	57
9.2	Schedule case Division	60
9.3	Schedule Example	61
9.4	Equivalent Schedule	61
9.5	Schedule Execution	62
9.6	Flow	63
10.1	TTProg Execution	71
10.2	TTProg Execution	73

Chapter 1

Introduction

The idea of **synchronous dataflow programming** comes from synchronous circuits. They take synchronous circuits as an abstraction and each step of the execution is equivalent to working of the circuit for one clock cycle. Program consists of several concurrent modules which communicate via signals. It is assumed that both computation and communication take negligible time. Theoretically, the results should be available instantaneously at each clock.

Synchronous programming language are best suited for reactive systems. Reactive systems are a class to system which interact with environment continuously interact with the environment according to the speed imposed by the environment.




Figure 1.1: General idea of Synchronous Data flow language

In synchronous dataflow language order of the operations are not important. An operation can only fire if the result of its preceding dependencies are available. In the above figure node C can only fire if the result of A and B are available. So in declarative programming languages only the logic is defined and control flow is not important.

According to Synchrony Hypothesis:

- All the computation takes negligible time
- Communication takes negligible time

So we can assume that all the results are available instantly. This concurrency is logical. This style is good for complex control with concurrency.

In **Time Triggered programs** tasks are deterministically(periodically) triggered at specified time points. There may be data dependency between task computations. These computations may be time intensive, i.e. they take time. **Static Scheduling** is an attractive method of its implementation.

Asynchronous programming are much more powerful than synchronous programming languages. It allows parallelism and operations can run concurrently. Asynchronous programming make use of a several threads executing asynchronously to execute concurrent task. Once a task have completed its execution, it will update the result back to main thread. It will reduce waiting time of the overall process. We may also refer it as Parallel programming. For its implementation RTOS with context switching and memory allocation is needed. It is helpful when we need to implement a distributed system. Suppose, there are some task which require to make use of database or require result by means on communication from some other module, they may require considerable amount of time to get result. It may delay the further execution of main thread. In asynchronous programming we may start them as the concurrent process and main thread will continue its execution.




Figure 1.2: Asynchronous Programming

In the above figure main thread invokes task1 and task2 which runs concurrently and communicates back the result back to main thread.

Component Based programming helps in designing the system with help of reusable components. Each functionality is separated in form of components. Each components are self-contained with all the memory and functions needed. These components can be reused and can communicate with each other. It simplifies the designing of large complex systems.

In this report we will see how component based on synchronous and time triggered programming language are useful in designing complex systems. We use an existing synchronous dataflow language Heptagon to program components with complex control flow. Alternatively, components may be programmed in C. Data intensive computations are implemented as C functions.

We then use a Time Triggered Programming Language Giotto to combine and coordinate the activities of components. This allows components whose steps of execution take time.

The components are combined in a deterministic fashion. The components may have data dependencies. The resulting language is called **TTProg[Heptagon]** or **TTHept** for short. As our main contribution, we propose a static scheduling based approach to implement the TTHept programs. The scheduling constraints due to data dependencies and computational requirements of components are derived and given to a constraint solver.

The resulting schedule is **statically** implemented as a sequential C program which does not require any RTOS or dynamic memory allocation. A prototype **compiler** is developed implementing the above technique. A small case study on the Firebird robot illustrates our approach.

Chapter 2

Literature Survey on Synchronous programming Languages

2.1 Introduction to Statechart

State charts are a form of visual programming language which provides the features like hierarchy, concurrency and communication. It is a synchronous language which is helpful programming reactive system. It is combination of a set of states and a set of transitions. We can broadly define statecharts as:-

 $statecharts = state_diagrams + depth + orthogonality + broadcast_communication$ (2.1)




Figure 2.1: A simple statechart

2.1.1 Clustering and Refinement

Clustering means combining several states into a superstate. The sub states may share a common property for incoming or outgoing transitions. We can see an abstract model of the system by seeing the super state or we can zoom in , which can be




Figure 2.3: Refinement

As shown in the above figure states C and D can be clustered into state A and states E and F can be clustered into state B. A common transition 'x' on state C or state D go to super state B. Similarly, a common transition 'y' will take state E and F to state A.

2.1.2 Orthogonality

An orthogonal state is AND of two or more states. In general transition system number of states can drastically grow due to AND composition. Orthogonal states simplifies this by running both the AND components concurrently.




Figure 2.4: Orthogonal State

The above orthogonal state will work same as product of those two sub states. Both sub states will execute concurrently. On the transition 'q' state C will jump to D and state E will jump to F. On doing the AND product of them, the resultant state chart will contain 6 states.

2.1.3 Broadcasting

The components of state chart can communicate with each other by means of broadcasting. The broadcast values can be defined over transitions which can then be received by other components. This communication can be made deterministic by defining the order of execution.

2.1.4 Yakindu Tool

Yakindu is a statechart tool which can help in development of reactive systems. It provide a drag and drop interface for easy development of state charts. The execution of the statechart can be simulated. It provides a compiler which converts the statechart into C code. The functions definition can be then provided for each function which was defined on states or transitions. Following file are generated as the output of yaakindu tool:-

- $\langle sctypes.h \rangle$: It is the header file that defines all the data types used.
- < name >.c : It contains the main execution of the statechart.
- < name >.h : It contains the variables, structures and function definitions required by .c file.

 $\bullet < name > \mbox{Required.h}$: This file expects the function definition from the user. It acts as the driver.

The typical program execution consist of three parts :-

- init() :- It initializes value of all variables
- enter() :- It takes the execution to default state as the starting state
- \bullet run Cycle() :- One execution of run Cycle() is exuivalent to one step in state chart.

2.2 Introduction to Lustre

Lustre is a synchronous programming language which is useful in designing reactive systems. It is a declarative language i.e. its execution consist of a set of equations. It make use of nodes as a unit if computation and data flow between the nodes. A simple example of Lustre node is:-

```
node Sum(x,y:int)
returns (S:int);
let
    S= x+ y;
tel
```

Above node will take two inputs as x and y and output's S as their sum as S.

The programs in lustre is treated as a bunch of equations. At each cycle the compiler will solve them in a dependency order and produce output. Lustre does not allow combinational loop. It neither allows syntactic nor semantic loop.

2.2.1 Operations

Following are some of the operations available in lustre:-

2.2.1.1 if operation

It is used to assign value to a variable. In lustre if..then..else statement is not us as a program flow control statement but instead it is used to assign value to a variable. Example:-

```
x = if y=5 then 1 else if y=0 then 2 else 0;
```

2.2.1.2 pre operation

It returns the previous value of the evaluation of a statement. First pre invocation returns nil. It can be formally defined as:-

For
$$(preX)_i$$
 if $i = 0$ then undefined else X_{i-1}

2.2.1.3 -> operation

This operation is used to set initial value to a variable. It can be formally defined as :-

$$(X - > Y)_i$$
, if i= 0 then X,
else Y. Example:-

$$x= 0 \rightarrow y$$

In the first execution, value of x will be 0 after that it will be same as y.

2.2.2 Code Structure

Lustre programs can be compiled and C code can be generated using lv6 (lustre v6) command. Following are important C files are generated as output:-

- lustre_types.h : It contains definition of various data types used in the C code.
- < filename >_< nodename >.h : It contains the function definition for the functions which are used in its C file
- < filename >_< nodename >.c : It basically contains step and reset function of all the nodes involved. The reset functions initialize the value of variables and step function is equivalent to one run cycle of the program.
- < filename >_< nodename > loop.c : It contains the main function and a infinite while loop in which step function of the node is indefinitely invoked.

2.3 Introduction to Heptagon

Heptagon [5] is also a synchronous data flow language which is inspired by lustre. Its syntax and semantics are mostly common with lustre. Similar to lustre it also use nodes as an unit of data flow. It take input and produce output as a sequence.

2.3.1 New operations

Operators like if , pre and -> (initialization) are same as that in lustre. Heptagon provides various control structures which were not previously present in Lustre.

2.3.1.1 Switch

It helps in controlling how the program flows based on given condition. The condition in the switch statement can be either Boolean or enumerated. Example of switch:-

```
node bin(x:bool) returns (y:int);
let
    switch x
    | true do y=10
    | false do y=20
    end
tel
```

In the above example the value of output y will be 10 if x is true otherwise 20.

2.3.1.2 Present

Present is similar to switch. It allows multiple expression to be evaluated in a single step. To make the execution deterministic the expressions are evaluated sequentially. **last** keyword use the memory which is shared by different modes. Example of present control structure:-

```
node bin(x:int) returns (y:int)
var last p:int =0;
let
    present
    | x>5 do p=10
    | x>10 do p=20
    | x<=5 do p=30
    end;
    y=p</pre>
```

tel

In the above example the value of output y will be 10 if x is greater than 5 and less than 10, 20 if x i greater than 10, 30 otherwise.

2.3.1.3 Automata

Automata is one of most powerful function provided by heptagon. Automata is a transition system which consist of a set of states and a set of transitions. At a given time automata can be present at any one of the states. The current state determines which set of instructions the node will execute. The transitions are invoked by a given set of condition. Heptagon provides two clauses for invoking the transitions of the automata:-

- until e then S: It is used to define weak transitions. In this state when the expression e becomes true the target state S is executed in the next instance.
- unless e then S: It is used to define strong transitions. In this state when the condition becomes true the target state S is executed in the same instance.




Figure 2.5: Automata Example

The above automata can be simulated using heptagon as follows:-

```
node atm() returns(z,y:int)
var last x: int =0;
let
    y=x;
    automaton
        state A
             do x= last x +1; z=0
             until x>=5 then B
        state B
             do x= last x -1;z=1
             until x<=0 then A
    end
tel</pre>
```

2.3.1.4 Array

Array are the collection of similar data types. Arrays are declared in heptagon by using $\hat{}$ operator. Followig is the syntax for array:-

- **Declaration**:- $\langle datatype \rangle \hat{\ } \langle size \rangle$
- Multidimensional:- < datatype > ^ < size > ^ < size > .Example, int^m^n is interpreted as (int^m)^n.
- Accessing:- Array elements can be simply accessed as name[constant_index].

 Dynamic index are indexed as out = name.[index]

• Extracting:- A slice of array can be extracted from already existing as old[s..e]. The new array will contain all the elements starting from s to e.

Operations on array can be performed using iterators which are discussed ahead.

2.3.1.5 map

Map is an iterator using which we can apply a node to arrays to produce another array as output. Syntax for map operator is :-

```
map << n >> node (a1,a2)
```

Here n is the number of elements. *node* refers to the node which will be invoked as an unit function and a1,a2 are the input array. Example:-

```
node ss (a,b: int) returns (c:int)
let
    c = a+b;
tel

node mapSum (t1,t2: int^5) returns (out: int^5)
let
    out = map <<5>>ss(t1,t2);
tel
```

Above example will produce sum of t1 and t2 as output. mapi is a variation of map which implicitly provides a iteration index.

2.3.1.6 fold

Fold is an iterator using which we can apply node to array to produce a scalar output. Syntax of fold operator is:-

```
fold \langle\langle n \rangle\rangle node (a1,a2,i)
```

Here n is the number of elements. *node* refers to the node which will be invoked as an unit function and a1,a2 are the input array. i is the variable into which the operations will be performed to produce output. Example:-

```
node addn(a,x,y: int) returns (z: int)
let
   z = a + x * y ;
tel
node foldAdd(x,y: int^3) returns (z: int)
```

```
let z = fold <<3>> addn (x,y,0);tel
```

Above example will produce scalar product of all the elements of the array x and y.Similar to mapi, foldi also implicitly provides a iteration index.

2.3.1.7 mapfold

Mapfold is an iterator which is a combination of map and fold. It can be used to get scalar value as well as an array in the output. Syntax of mapfold is:mapfold << n >> node (a1,a2,i)

Here n is the number of elements. *node* refers to the node which will be invoked as an unit function and a1,a2 are the input array. i is the variable into which the operations will be performed to produce output.

2.3.1.8 Interfaces

Interfaces are only declaration without and definition for node , function or types. They are put into .epi files. The definition for the interface can be provided externally. To use the interface inside our Heptagon code we have to open the file.epi file as follows:-open File

2.3.2 Code Structure

Command for compiling a heptagon file and generating a C code is

heptc -target c file_name.ept

Important files generated as output are:-

- < name >.h: This header file contain a structures for storing the output
 and intermediate computation of the the node, they are suffixed as out
 and mem respectively. It also contains the declaration of the step and
 reset functions for the nodes.
- < name >.c: This file contains the definition for the reset and step function. The reset function initializes the values of the variables. The step function do the intermediate computations and updates the value of of the structures which were present in the header file.

2.3.3 Heptagon Example

In the following examples heptagon is used as a coordinator for Firebird V robot. Firebird V works on Atmega 2560 microprocessor. To be able to use heptagon on the robot special module of code (Input/Output drivers) are used.




Figure 2.6: Using heptagon as a coordinator

Input driver takes inputs from various sensors and convert it into logical and simplified form so that it could be passed to heptagon. Output driver takes the logical output from heptagon and convert it into actual values and invoke the actuators using that value.

One cycle of the program will contain following steps:-

- Reading values from the sensors
- Converting those values into a logical form and passing it to heptagon coordinator
- Applying the heptagon coordination logic and generating the output
- Converting logical output into actual output
- Invoking actuators using the output generated.

2.3.3.1 Adaptive Cruise Control

In this example firebird V will robot will keep following the white line unless it detects an obstacle. If the obstacle is near it will slow down, if the obstacle is very near it will stop.




Figure 2.7: Adaptive Cruise control as a Black Box

The logical conversion done by input driver are:-

- distance : It is determined based on value of Front Sharp Sensor.
 - (Sensor value >150) : means obstacle is far , distance value will be set to 0
 - (Sensor value >40 and <150) : means obstacle is near , distance value will be set to 1
 - (Sensor value <40) : means obstacle is very near , distance value will be set to 2
- leftOut,centreOut and rightOut: If their respective sensor value is > 0x40 it will be set to 1 otherwise 0

The conversion done by output driver are of setting speed of the wheels. These mappings can be changes according to the need. The speed of wheels are divided into five range:-

- Logical 0 = Actual 0
- Logical 1 = Actual 50
- Logical 2 = Actual 130
- Logical 3 = Actual 150

Following is the coordinator code written in heptagon:-

```
node distanceToSpeed (distance: int ) returns (speed :int);
let
    speed=if distance=2 then 3
          else if distance=1 then 2
          else 0;
tel
node acc(distance : int; leftOut,rightOut,centreOut : bool)
returns (wheelLeft, wheelRight : int);
let
    wheelLeft= if(centreOut = false) then distanceToSpeed(distance)
            else if(centreOut = true and leftOut =true and rightOut=true) then O
            else if leftOut=true then 2
            else if rightOut=true then 1 else 0;
    wheelRight=if(centreOut = false) then distanceToSpeed(distance)
            else if(centreOut = true and leftOut =true and rightOut=true) then O
            else if leftOut=true then 1
            else if rightOut=true then 2 else 0;
tel
```

2.4 Asynchronous Programming and Linda

Linda is an asynchronous coordination language. It was developed at Yale University. It gives a model of concurrent programming and parallel processing. It makes use of tuple space trough which processes can communicate. A linda program can be seen as combination of distributed coordination and sequential computation. Linda can be used along with many languages such as C, Java ,Prolog etc.




Figure 2.8: Tuple Space

The tuple space acts as a shared memory in which processes can get or put data. Once a tuple is added into tuple space ir is expected to stay until some other process explicitly removes it. Two types of tuples present in the tuple space are live tuple and data tuple. Live tuple are process under evaluation while data tuple are stored form of data.

2.4.1 Operations

Various operations of linda are:-

- out: This operation is used to put a tuple into tuple space.
- in: This operation try to match the tuple in tuple space, if the match is found the tuple is read and it is removed from the tuple space.
- rd: It is similar to in operation. Only difference is that tuple remains in the tuple space even if the match is found.

• eval: It crates a live tuple or process in the tuple space and the expression is evaluated after being added.

2.4.2 C-Linda program structure

A typical C-Linda program can be compiled using "clc -o out name.cl" , where .cl is file which contains a C-Linda program and out is the executable file. General structure of the program is as follows:-

```
int main()
{
    //genera1 c instructions

    //staring a process in tuplespace for some computation
    eval("slave1", x , fun(x));

    //reading "result" tag from the tuple space
    rd("result" ,? var2);
}

int fun(int x)
{
    //some computations
    out("result", var1);
}
```

In the above program a process with the tag slave1 is started to do some computation. When "slave1" is done with computation it will update the output of var1(some variable) with the "result" tag into the tuple space. Once the output is updated with the tag ""result", its value can be read and stored in variable var2.

2.5 GALS model

Globally asynchronous locally synchronous is a modal in which we divide the system into several synchronous components. It can be seen as network of

reactive components, each component will execute with its own clock. These components can communicate with each other asynchronously.

This model can be very useful for designing large complex systems as it will provide much higher level of abstraction. Using a asynchronous layer at the top of synchronous programming language will help in as it will reduce the number of possible states in the system.

We generally require Real Time operating systems to implement GALS model.

Chapter 3

TTProg: Time Triggered Programming

3.1 Giotto Inspired TTProg

Giotto [1] is a time triggered programming language which provides a programming environment using which we can program embedded systems. It is useful in designing the systems with hard real time constraints. Giotto provides semantics by which we can easily model systems which are periodic and systems with multiple modes.

A control design is first converted into a Giotto program which is then converted into code for real time platform by means of hardware mapping and scheduling. We will be building a Time Triggered Program(TTProg) which is a simplified version of Giotto. In this simplified version we will be only working on a single mode so complexity of mode switching is eliminated. Also, we are not using guards for drivers in this implementation.

Key advantages of this are that task are triggered at fixed (periodic) times. Task are preceded by drivers which communicate data at fixed time resulting in deterministic execution. Three main elements of a TTProg program are:-

- task: They are the main functional unit of a TTProg
- **driver**: They act as mode of communication between sensor, actuators and tasks.

3.2 Definition of TTProg

3.2.1 Ports

Ports are the memory by which data communication happens in TTProg. Ports can be defined as (p,Type,init):-

- \bullet **p**: it is the name of the port
- Type: it is the type of the port
- inti: it is the initial value of the port, $init \in Type$

Ports name should be unique. A port can be either of sensor port, actuator port or private port.

3.2.2 Tasks

Functionalists in TTProg are performed by means of tasks. Tasks can be defined as (t,In,Out,Priv,f):-

- \bullet t: it is the name of the task
- In: it is the set of input ports
- Out : it is the set of output ports
- **f** : it is the function which the task performs. $f: Value[In \cup Priv] \rightarrow Value[Out \cup Priv]$

It can be seen as encapsulation of ports and a functionality. Two tasks cannot share input and private ports , the can share output ports as long as they are not in same mode. A task frequency is defined which tells home many times task needs to be invoked in total time period of the mode.

3.2.3 Drivers

Drivers are the atomic tasks which help in communication between tasks and between task with sensor and actuator. Drivers can be defined as (d,Src,Dst,h):-

- \bullet **t**: it is the name of the driver
- Src : it is set of source ports for the drivers
- Dst: it is the set for destination ports for the driver

• h: it is the function invoked by the driver

The function h will take the values of the source ports as inputs and maps it to the output port's value. They are atomic and are performed in logically 0 time.

3.2.4 Task Invocation

TTProg tasks are invoked at a regular interval which is decided by the frequent ω provided. The time of execution of task can be determined by dividing time period of the mode by ω . Task invocation can be defined as (ω_{task}, t, d) :-

- ω_{task} : it is the frequency for the task
- \bullet **t**: it is the name of the task
- \bullet **d**: it is the driver for the task

It include the communication phase and the execution phase. At the end of task invocation the outputs are available at the output ports.

3.3 Logical Execution




Figure 3.1: Timing and Data Dependency Diagram

As we can see in above diagram there are two tasks t1 & t2 running concurrently. Task t1 have input port i1 and output port o1. On other hand task t2 have input port i2 and output port o2. Driver d1 reads value from port o2 and assign value to i1. Driver d2 reads value from port o2 and assigns value to port i1. Driver d2 reads value from the sensor and assigns value to i2. Driver d4 reads value from o1 and do the actuation. A driver must be assigned to provide input to any task.

Time period of the program is 12ms i.e. one cycle of execution takes 12ms. Frequency is t1 is 2 therefor it must execute two times in the cycle giving 6ms of logical time to one tasks instance. Similarly t2 must execute 2 time in the cycle giving 4ms logical time to each instance. The drivers are assumed to execute instantly.




Figure 3.2: Timeline

The above **timeline** shows the unfolding of the above example. We can observe that 1^{st} instance of t1 is dependent on output produced by previous instance of t2. Second instance of t1 depends on output produced by the first instance of t2. The logical time given to each task is calculated by dividing time-period by frequency. This logical time give each task a start time and a end time. For example start time for 1^{st} instance of t1 is 0 and end time is 6 ms. The task execution must start after start time and end time. Even if the task finish its execution before end time the values of output port will be only available at is end time. Similarly, values of start port must be available at start time.

3.4 Formal Semantics for TTProg

For execution, Giotto specifies strict time for start time and end time for each task and drivers. These semantics are too strict and will prevent execution in practical scenarios. To to able to schedule these on real world systems we will need to convert this to an equivalent sequential schedule.

3.4.1 Program Configurations

Program Configurations defines the current state of the execution of the program. Logical execution of Giotto is strictly defined by these by these configuration. Program configuration is defined as:

$$C = (m, \delta, v, \sigma_{active}, \tau) \tag{3.1}$$

- m is the mode in which currently the program is. For our TTProg, we have only only single mode
- δ is the mode time. For our TTProg it will start form 0 for every cycle of mode.
- v is the current valuation of the ports
- σ_{active} is the set of logically active task. It may or may not be running physically
- τ is the time stamp of the program

3.4.2 Micro Steps

Each of the successor program configuration is a result of running the Micro Steps in the order. The time at which the configuration is updated is determined by the LCM of frequency of all the task and drivers. This LCM is then divided by the time period of the mode.

Let T be the time period of the mode and ω_{LCM} be the LCM of frequencies, then configuration should update after every :

$$C_{update} = \frac{T}{\omega_{LCM}} \tag{3.2}$$

Our Giotto inspired TTProg have reduced number of micro steps as mode switching is eliminated.




Figure 3.3: Configuration

- Update Task Output Ports :-Output ports of previously completed task should be updated
- **Update Actuator Ports** Once the task port is updated the dependent actuator are updated next
- **Update Sensor Ports** :-Sensor read is performed and sensor port are updated next
- Update Task Input Ports :-Input port of the task are then initialized by its drivers
- Update Active Task :- No of task active are now updated
- Advance time :-Time at which micro steps should execute next should be updated

We can also say that at every C_{update} time program will go through series of micro steps and will apply whichever is applicable.

3.4.3 Example

Taking the instance of our previous example where the Mode period is 12 ms and the frequency for the task are 2 and 3. Therefore, the configuration will

update after every 2 ms.




Figure 3.4: Configuration

As we can see in above diagram:-

- C_0 Output port of previous execution will update, sensor will read and input port will be initialize. New active task will be t1 and t2
- C_2 noting will happen
- C₄ Output port of t2 update, sensor will read and input port of t2 will be initialize. Active task will remain t1 and t2
- C₆ Output port of t1 will update, actuator update will occur and input port of t1 will be initialize
- C₈ Output port of t2 update, sensor will read and input port of t2 will be initialize. Active task will remain t1 and t2
- C_{10} noting will happen
- C_{12} Output port of will update, and so on

3.5 Compiler Implementation

Using this TTProg we will first automatically map user provided task to Giotto like structure. After that we will find all the set of **constraints** to be followed

to keep the flow of data(as ports) deterministic between tasks. These constraint will be generated based on worst case execution time(wcet) for each task. Once we have all the constraints we will require a constraints solver such as Z3 to get the correct ordering and staring point for each task. We will eliminate this requirement to start all the task at specified time, only sensor and actuator update will be triggered at specific time and task dependent on them will be delayed. We will call this time abstract schedule, it will be free from weet and it will keep data flow between ports deterministic. Once we have this schedule the final compiler will generate C code based on this schedule. This auto generated C-code will use timer based interrupts to deploy a set of schedule at specific time.




Figure 3.5: Compiler Implementation

3.6 Issues

Following are the issues in practical scenario for these logical execution:-

- Task are running concurrently in the logical execution, to mimic this kind of execution one may require multiple host or context switching
- The time required by the logical execution depends on the frequency of the and the mode period, actual execution of task may finish much before that.

- Logical execution assumes that the configuration updates instantly at logically 0 time. In real world this is not the case as micro steps requires a number of sensor read and actuator update which may require some amount of time
- Task which are supposed to be executed at specific time like sensor read and actuator update will require some jitter tolerance.

Chapter 4

TTProg[Heptagon] and Input Structure

4.1 Motivation

Heptagon can be directly used to coordinate simple functionalities which are based on synchronous data flow and don't require time intensive computations. Following are the reasons that motivates us to use a Time Triggered Asynchronous layer along with Heptagon:-

- Heptagon is good for periodic task but it fails for time/computation intensive task as it assumes that the results are computed instantly
- Generating a **statics schedule** based on all the ordering and timing constraints for the task will give us bare metal implementation
- It will eliminate any requirement of RTOS
- No context switching is required so lot is overhead is eliminated
- The program will be deterministic and memory will be statically initialized
- It will give extreme speed to tight application

4.2 TTProg[Heptagon] Proposal

The idea is to implement Giotto inspired TTProg on the top and inside it using heptagon for local synchronous components. Giotto contains modes within

which there can be multiple tasks. Tasks are the functional unit of the Giotto program, they can a C code. These tasks run periodically and communicate with each other. These tasks can be replaces with an equivalent heptagon program. Tasks are declared as (t,In,Out,Priv,f). We can see a similar structure in an heptagon node.




Figure 4.1: Task- Node mapping

As we can see in above figure, a Giotto task can be completely mapped to a heptagon node.

- t which is the task name is same as name of the heptagon node
- In which is the set of input ports is same is the inputs which are passed into heptagon node.
- Out which is the set of output ports is same as the output produced by a heptagon node. It is internally stored in the form of C structure.
- **Priv** which is the set of private ports is same as the memory used in heptagon node while performing operations like pre. It is also internally stored in the form of C structure.

• **f** which is the function which the task performs. $f: Value[In \cup Priv] \rightarrow Value[Out \cup Priv]$ can be seen as the bunch of equations a heptagon node performs in order to perform certain logic.

Complete mapping can be done by adding a layer of driver between ports and heptagon.

4.3 Input Structure

The TTProg compiler requires a C header file which contain the functions for Task and Drivers. These functions can be either generated using Heptagon or could be manually written. Apart from this header file we need to also provide a TTProg program which is written as a JSON object.




Figure 4.2: TTProg Structure

TTProg compiler will compile in multiple phase and generate final C-code for a satisfying schedule.

4.3.1 giotto.json input file

JSON format makes it very easy to write and parse the TTProg program. As whole program is already present as an object we can simply read the file and refer required fields. This approach also reduce the chances of error as we only need to keep in mind the JSON and Giotto syntax.

Let us consider the following of logical execution of a instance of TTProg.




Figure 4.3: Sample Example

The above logical execution have two instance of task t1 and 3 instance of task t2. Each task is associated with some ports and drivers. giotto.json program for the above example will be:-

```
{
"sensor" : [
    {"name" : "s1" , "type" : "float"}
],
"actuator" : [
    {"name" : "a" , "type" : "float" , "init" : "0"}
],
"input" : [
        {"name" : "i1" , "type" : "float"},
        {"name" : "i2" , "type" : "float"}
],
"output" : [
    {"name" : "o1", "type" : "float" , "init": "0"},
    {"name" : "o2", "type" : "float" , "init": "0"}
],
"task" : [
    {"name" : "t1", "input" : ["i1"] , "output": ["o1"],
    "function":"f1", "wcet":"0.25"},
```

```
{"name" : "t2", "input" : ["i2"] , "output": ["o2"],
        "function":"f2", "wcet":"1" }
   ],
    "driver" : [
        {"name" : "input_t1", "input" : ["o2"] , "output": ["i1"],
        "function": "h1", "wcet": "0.25" },
        {"name" : "input_t2", "input" : ["s1"] , "output": ["i2"],
        "function": "h2", "wcet": "0.5" },
        {"name" : "actuation", "input" : ["o1"] , "output": ["a"],
        "function":"h4", "wcet":"1" }
   ],
    "mode" : [
        {"name" : "m1", "period" : "12" , "ports": ["o1", "o2"],
        "definition":[
            {"type": "task", "frequency": "2", "task": "t1",
            "driver": "input_t1"},
            {"type": "sensor", "frequency": "3", "task": "t2",
            "driver": "input_t2"},
            {"type": "actuator", "frequency": "2", "driver": "actuation"}
        ]}
        ],
    "jitter" : "1"
}
```

Below is the explanation for each part of the program:-

- sensor:- we need to specify the name and type for all the sensor ports
- actuator:- we need to specify the name, type and initial value for all the actuator ports.
- input:- we need to specify the name and type for all the input ports of the tasks
- output:- we need to specify the name, type and initial value for all the output ports of the tasks
- task:- we need to specify the name of the task, its input and output ports, function associated with it and its worst case execution time(wcet).

- **driver:** we need to specify the name of the drivers, its input and output ports, function associated with it and its worst case execution time(wcet).
- **mode:-** we need to specify the name of the mode, period and the frequency of all the task and the drivers.
- jitter:- we need to specify the jitter tolerance allowed. If x is the jitter tolerance and actuator update is supposed to occur at time t then actuator update is supposed to occur between the interval [t-x,x]. Similarly, sensor read should occur between [x,t+x]

4.3.2 giotto_input.h and Device Driver Libraries

Apart from providing the giotto_ison the user also need to provide giotto_input.h and Device Driver Libraries.

4.3.2.1 giotto_input.h

It should contain all the function and driver definitions which are mentioned in the *function* field of the drivers and tasks. It is compatible with Heptagon i.e. Heptagon generated C-code can be directly used here. To keep it compatible with Heptagon user should follow the following rules if they are using manually written C-code.

- All the functions should be void
- The input ports(defined in giotto.json) will be automatically mapped with the parameters, therefore they should be passed as arguments with the type specified in TTProg program.
- Similar to input ports the output ports should be passed as arguments but as pointers.

After the phase 1 compilation these functions will be mapped with the task, driver and ports as specified by Giotto semantics.

4.3.2.2 Device Driver Libraries

This is a header file that contain generally used functions and operations on any devices like Firebird V robot. This header file must be included in giotto_input.h. It enhance code re-usability and will make the operations easier for the user.

Chapter 5

Static Scheduling and Sequential Implementation of TTProg

Since there was various issues in scheduling the logical execution of the program we will try to eliminate those issues one by one and find a equivalent sequential schedule. This equivalent sequential schedule will make use of the micro step ordering and may of may not follow the configuration ordering. It will also allow time specific sensor and actuator port to be scheduled within an allowed tolerance.


5.1 Jitter Tolerance

Logical Execution of TTProg expects all the sensor read and actuator update to happen at specific time instantly which is not possible in real world. Therefore, a jitter tolerance ϵ is allowed in the application.

All the actuator update must occur between the interval [LogicaTime - ϵ ,LogicaTime]. Similarly, all the sensor read must occur between the interval [LogicaTime ,LogicaTime + ϵ].

5.2 Micro Step Breakup and Equivalence with the Logical Schedule

Giotto Micro step mandates things to occur in specific order. This create dependency between the flow of the data.



Giotto Micro Steps

Micro Steps Dependencies

Figure 5.1: Dependencies

There are only following data flow possible according to Giotto semantics:-


• Output Port to Actuator Port:- Instance of task whose output port value is passed to some instance of actuator's port should be same as logical execution.

- Output Port to Input Port:- Instance of task whose output port value is passed to some instance of same or other task's input port should be same as logical execution.
- Sensor Port to Input Port:- Instance of senor's port whose value is passed to some instance of some task's input port should be same as logical execution.

5.2.1 Explanation

In actual execution all the data between the ports are flown only by means of driver. So we have to make sure the following:-

- Instance of driver is associated with instance of task input port should be same as logical execution
- Instance of driver is associated with instance of task output port should be same as logical execution
- Instance of driver is associated with instance of sensor port should be same as logical execution
- Instance of driver is associated with instance of actuator port should be same as logical execution



Individual Constraints



Data Flow

Figure 5.2: Data Flow

Data is passed inside and of task only by the means of its respective driver, so if we can add constraints to make sure that correct instance of driver pass value to correct instance of task and correct instance of driver receive value from correct instance of task we will get equivalent schedule. These constraints extraction are explained in more details in Chapter about Phase 2 Compiler.

5.3 Reduction of TTProg Constraints to Z3 linear formulas

Depending on the TTProg, large number of constraints can be generated which can be hard to solve. Z3 is a constraint solver which can solve a number of logical formulas. If the constraints are specifiable it will return **sat** and give the result for which it is being satisfied otherwise it will return **unsat**.

To be able to get a schedule if the result is sat we must be able to reduce all our constraints into linear Z3 formula. Reduction can be done as follows:-

• All the instance of task and driver will become a constant of float time

in Z3 and will represent the time at which that instance should start in a specifiable schedule. Example, $t1_{-}0 = 3.4$ means 0^{th} instance of task t1 should start at time 3.4 and should finish by its weet

• All the instance of task and driver should be related to other instance of task or driver by means of their weet and should be asserted to Z3 stack. Example $t1.0 + weet_{t1} \le d1_2$, it means 0^{th} instance of task t1 should finish on or before the starting time of 2^{nd} instance of d1.

For satisfiable schedule we will get start time of all the task and driver. Writing Z3 constraint are explained in more details in Chapter about Phase 2 Compiler.

5.4 Timed Schedule to Timed Abstract Schedule

For satisfiable schedule we will get a **timed schedule** similar to following example.

```
sat
[input_t2_2 = 8,
  input_t2_1 = 4,
  actuation_1 = 11,
  input_t2_0 = 1/2,
  t1_0 = 1/4,
  t2_0 = 1,
  actuation_0 = 5,
  t1_1 = 6,
  t2_1 = 25/4,
  input_t1_0 = 0,
  t2_2 = 17/2,
  input_t1_1 = 2]
```

These timings are based on their weet but these tasks and drivers execution will finish much before the weet. So timing for all of the task and driver are not important. We will make a **Abstract Timed Schedule** which will be based on sorting all the task based start time. Abstract timed schedule still have to maintain the time for the following cases:-

- Sensor read should occur at exact time range
- Actuator update should occur at exact time range

• Next mode cycle should start at exact time

Logically typical Abstract timed schedule will look like:-

```
task1
task2
wait-till(5ms)
sensor-read
driver1
task1
wait-till(10ms)
actuator-update
task2
wait-till(15ms)
```

If the time period of mode is 15 it will repeat its execution after 15ms.

5.5 Final Time Triggered Periodic Schedule

In practice the logic for wait-till() is implemented by means of timer/counter interrupts. Clock ticks equivalent to the time is computed and timer/counter interrupt is set up.

Once a set of task and driver complete its execution it will go into busy wait until next interrupt is generated to schedule the sensor read or actuator update or new mode cycle along with next set of task. It will do the following when interrupt is generated:-

- Timer for next interrupt is
- A subset of Abstract timed schedule is deployed

It is explained in more detailed manned in Chapter about Phase 3 Compiler.

Chapter 6

Calculating the WCET

WCET is the worst case execution time for each $Job \in \{Task, Driver\}$ that needs to be scheduled. WCET for each of task and drivers should be provided in the giotto.json program. The execution each Job may end before its WCET but in no case it should exceed the WCET time.

The WCET of a function can be computed by examining its machine code and knowing specification of time taken by the micro controller for each instruction. Due to complex control flow static analysis is used to come up with overestimation of WCET. The other technique is to experimentally measure WCET. This is used in our work.

To compute the WCET we need to take the difference of the end-timestamp and start-timestamp of the Job.




Figure 6.1: Calculating WCET

To compute the WCET in Atmega 2560 we need to use timer/counters. We need to define an overflow interrupt to compute it.

6.1 Initializing Interrupts

I have used timer 0 to calculate the WCET. Following is the initialization of timer 0 to compute the interrupts:-

```
TCCROA = 0;

TCCROB = (1 << CSOO) | (1 << CSO1) ;

TIMSKO = (1 << TOIEO);
```

TCCR0A (Timer control register A) is set to 0, which sets WGM mode to Normal. In TCCR0B (Timer control register B) register CS00 and CS01 bits are set, which make the prescaler to 64. TIMSK0 (Timer Interrupt Mask register A) is set with TOIE0 which means the ISR will be called every time overflow occur in counter 0. Since timer 0 is a 8 bit counter overflow will occur after every 256 ticks.

6.2 Using Prescaler 64

Suppose F_CPU is the frequency of the CPU. And the prescaler value is p. No of clock ticks per unit seconds will be:-

$$\frac{F_CPU}{p} \tag{6.1}$$

Therefore, time for 1 tick will be:-

$$\frac{p}{F \cdot CPU} \tag{6.2}$$

In our case $F_{-}CPU = 14745600$ and p=64

$$\frac{64}{14745600} = 4.34 \mu sec \tag{6.3}$$

Since timer 0 is a 8 bit timer, the interrupt will occur after 256 ticks

$$\frac{p}{F_CPU}*Overflow_ticks = 1.1111ms \tag{6.4}$$

6.3 Defining the ISR

The ISR function keeps track of the the number of number of overflows that are occuring in timer 0. The function will be as follows:-

```
volatile unsigned int timerO_overflow_count = 0;
ISR(TIMERO_OVF_vect)
{
    timerO_overflow_count++;
}
```

6.4 micros() function

micros() function will return the timestamp since the system is running in micro seconds. Difference between the two micros() function will determine the time elapsed between them. The function will be of the form:-

```
unsigned long micros()
{
    unsigned long m;
    unsigned char cnt;
    cli();
    cnt= TCNTO;
    m = (cnt + (timerO_overflow_count * 256))*4.34;
    sei();
    return m;
}
```

Following formula is used to calculate the timestamp, total number of ticks are multiplied by time for each ticks:-

```
timestamp = (CounterValue + (NoOfOverflow*256))*EachTickTime  (6.5)
```

Now execution time can be easily calculated as follows:-

```
t1=micros();
f1(1);
t2=micros();
time=(t2-t1);
```

WCET value should be overestimate of this calculated time, say twice of this time.

6.5 Limitations

Following are the limitation of this approach:-

- Since 1 tick time is $4.34\mu sec$, the time computed will be a multiple of this time.
- ISR is called after every 1.11 ms on overflow, timer does not stop during serving of ISR. Therefor an error of 2% is observed in the final computed value
- We cannot go for a lower prescaler value for better accuracy as it will increase the frquency of number of times ISR is called drastically, leading in large overhead
- By storing overhead count in a 16 bit integer we can compute the time upto 32 sec. By using 64 bit integer we can compute time in hours

Chapter 7

Phase 1 Compiler

Phase 1 compiler is responsible for taking Firebird libraries, giotto_input.h and giotto.josn as input and map these functions to the task and driver mentioned in giotto.json file. It will also auto generate all the port values as global variables and pass them as arguments to the Task and Drivers.




Figure 7.1: Phase 1 compiler

Any further stages to TTPorg program will only refer this giotto_output.h file. Each function in this file will act as task and drivers.

7.1 Algorithm

- It iterate through all the Input, Output, Actuator and sensor port and make global variable for them according to the type defined in the program
- It will then iterate through the all the task defined in the program:
 - It will create a void function for all the task

- It will create a mapping between the function name mentioned in the program and actual function definition by making the function call inside the task
- It will pass all the input port as the arguments and pass output ports as the pointer arguments so that a value can be returned
- Similarly it will iterate through all the drivers defined in the program:
 - It will create a void function for all the drivers
 - It will create a mapping between the function name mentioned in the program and actual function definition by making the function call inside the driver function
 - It will pass all the input port as the arguments and pass output ports as the pointer arguments so that a value can be returned

7.2 Example

Following is the sample giotto_output.h:

```
#include "giotto_input.h"

//All ports as global variable

float s1;
float a=0;
float i1;
float i2;
float o1=0;
float o2=0;

//tasks as void functions
void t1(){
f1(i1,&o1);
}

void t2(){
f2(i2,&o2);
}
```

```
//drivers as void functions
void input_t1(){
h1(o2,&i1);
}
void input_t2(){
h2(&s1,&i2);
}
void actuation(){
h4(o1,&a);
}
   The TTProg program for the task t1 is as follows:-
    {"name" : "t1",
    "input" : ["i1"] ,
    "output": ["o1"],
    "function":"f1",
    "wcet":"0.25" }
```

As we can is in above example the function f1 is called inside the task function t1. Its input port i1 is passed as an argument and its address of its output port o1 is passed.

Chapter 8

Phase 2 Compiler: TTProg Constraints

8.1 Functional Units of TTProg




Figure 8.1: TTProg Task and Drivers

There are 2 functional Units in TTProg

- Driver
- Task

8.1.1 Driver

There are 3 types of drivers in TTProg:

• Task Input: These divers provide value to task input port. Output to these diver are task output port. Input to these drivers may be constants, sensor value or output port value of some other task.

• Actuator Update: These driver are responsible for actuation. Input to these drivers may be constants or output port value of some other task.

8.1.2 Task

Task reads value form input port associated with them. No two task can share input ports so input ports are unique to task. Task will to all the computation and will update its output port before finishing its execution.

8.2 Example of TTProg Execution




Figure 8.2: Sample Example

The above diagram is the logical execution of the TTProg program:-

```
mode period 12
task t1 driver input_t1 frequency 2
task t2 driver input_t2 frequency 3
actuator-driver act frequency 2
jitter 1
```

Input driver name for t1 is $input_t1$ and input driver name for t2 is $input_t2$. act is the name of the actuator driver. Jitter tolerance is specified as 1 for sensor read and actuator update.

Let the program have following computed wcet(in ms):

- $input_t1 = 0.25$
- t1 = 0.25

- input_t2 = 0.5
- t2 = 1.0
- act = 1

8.3 TTProg Constraints

All the constraint are based on following assumptions. For $Job \in \{Driver, Task\}$:-

- job_{call} : The time at which the job should be called in final schedule is represented by name of the job and its instance as subscript. Example $t1_0$ will represent the time at which 0th instance of task t1 will start.
- job_{return} : The time at which the job should finish its execution and return is assumed to occur before its weet. Therefore, $t1_0$ should return before $t1_0 + weet$

Following will be the precedence and timing constraints according to Giotto semantics:-

8.3.1 Timing Constraints

Giotto Semantics mandates actuator update and sensor read to occur at fixed time with some jitter tolerance.

8.3.1.1 Actuator




Figure 8.3: Actuator Jitter tolerance

In the above example actuator update must occur between the interval [6 - jitter ,6] & [12 - jitter ,12].

Let i be the instance of the actuator task, formula for the constraints will be : Lower Bound:

$$actuation_i > = \frac{ModePeriod}{ActuatorFrequency} * i - jitter$$
 (8.1)

Upper Bound:

$$actuation_i + wcet <= \frac{ModePeriod}{ActuatorFrequency} * i$$
 (8.2)

Example:

 $actuation_0 >= 5$ $actuation_0 + 1 <= 6$

8.3.1.2 Sensors



Figure 8.4: Sensor Jitter tolerance

Since input_t2 is associated with a sensor read. Sensor read must occur between the interval [0, 0 + jitter], [4, 4 + jitter] & [8, 8 + jitter].

Let i be the instance of the task input which require sensor read, formula for constraints will be:

Lower Bound:

$$input_tn_i > = \frac{ModePeriod}{TaskNFrequency} * i$$
 (8.3)

Upper Bound:

$$input_tn_i + wcet \le \frac{ModePeriod}{TaskNFrequency} * i + jitter$$
 (8.4)

Example:

$$input_{-}t2_{0} >= 0$$

 $input_{-}t2_{0} + 0.5 <= 1$

8.3.1.3 Boundary Constraints

These constraints make sure that all the task and drivers lies between the mode period. For all,

$$Jobs \in \{Task, Driver\}$$

 $Jobs >= 0$
 $Jobs <= ModePeriod$

8.3.2 Precedence Constraints

There are only 3 types of dependencies that we must maintain in order to keep values on the port consistent and get deterministic results:-

- Task dependent on its input driver
- Actuator driver dependent on some task output
- Task input driver dependent on some other task output

8.3.2.1 Precedence between Task and its Input Driver

All the task its input driver for a task must occur before the task itself. Suppose task instance i is dependent on input driver instance i then any input driver instance i+1 should occur after task i. It will be given to Z3 in the form $input_tn_i + wcet <= tn_i \text{ , where weet is for the driver}$ $tn_i + wcet <= input_tn_{i+1} \text{ , where weet is for the task}$

8.3.2.2 Actuator dependent on Task Output

If input port of actuator driver is element of output port of some other task. We will first need to find the task on which it is dependent and then the instance i of task on which it is dependent. Any instance i+1 on this task must occur after the actuation.




Figure 8.5: Dependency according to logical execution

Above is the diagram show an example of logical execution of a Giotto program. To find out the task instance i on which Actuator Driver depend on according to logical execution we must divide the time instance at which the Actuator is supposed to happen by the time period of task and take floor

of it. To add this as Z3 constraints we need to iterate through all the instance $actuation_i$ of the actuator driver. If task $t1_j$ is responsible for actuation

$$j = \frac{LogicalStartTimeOfActuation_i}{LogicalTimePeriodOft1} \tag{8.5}$$

Constraints will be of form:

Actuation i occur after task instance j

 $t1_j + wcet_{task} \le actuation_i$

Task instance j+1 should occur after the actuation

 $actuation_i + wcet_{act} \le t1_{j+1}$

If it is the last task execution the constraints will be only: $t1_j + wcet_{task} \le actuation_i$

8.3.2.3 Task input driver dependent on some task output




Figure 8.6: Dependency according to logical execution

This case is also similar to actuator and task dependency. We first need to find if for some task t1 & t2, if t2 output port is used by input driver of t1. We will find the instance j of t2 which should occur before input driver of instance i of t1, using the formula:

$$j = \frac{LogicalStartTimeOft1_i}{LogicalTimePeriodOft2}$$
(8.6)

Constraints will be of form:

To make sure first call of t1 take value from last mode call

```
\begin{split} &input\_t1_0 + wcet_{t1} <= t2_0\\ &\textbf{Instance i of t1 should occur after instance j of t2}\\ &t2_j + wcet_{t2} <= input\_t1_i\\ &\textbf{To make sure other instance of t2 run after input driver of } t1_i\\ &input\_t1_i + wcet_{input\_t1} <= t2_{j+1} \end{split}
```

8.3.2.4 Ordering of instances of Task

```
For all task tn and its instances tn_i \& tn_{i+1}.

tn_i + wcet \le tn_{i+1}
```

8.3.3 Some extra Constraints for Z3

8.3.3.1 Serialization Constraints

There might still be many task and drivers between which there are no dependencies. These constraints ensures that at most one job executes at a time i.e. new job is scheduled only after completion of previous job's weet. This confirms to uni-processor architecture. Each job runs automatically without any preemtion. For all possible

```
job_1, job_2 \in \{Drivers, Task\}

job_1! = job_2

Constraints will be of form:

job_1 + wcet_1 \le job_2 || job_2 + wcet_2 \le job_1
```

It will make sure that either job_1 occur before job_2 or after it and does not overlap.

8.4 Result

Once all the constraints generated it is stored in a file. Python API of Z3 is used to add all assertions with the help of another script. On successful execution z3 gives the result as follows:

```
ava1s@ava1s-Lenovo-250-70:~/Documents/Platform10/Projects/U9Example/src$ python3 compiler4.py
sat
[input_t2_2 = 8,
   input_t2_1 = 4,
   t1_update_0 = 9/20,
   t2_update_0 = 9/2,
   t1_1 = 19/4,
   t2_2 = 19/2,
   input_t1_0 = 0,
   actuation_1 = 11,
   input_t2_0 = 1/2,
   t1_0 = 1/4,
   t2_0 = 5/4,
   actuation_0 = 5,
   t2_update_1 = 37/4,
   t2_1 = 17/2,
   t1_update_1 = 6,
   t2_update_2 = 41/4,
   input_t1_1 = 1]
```

Figure 8.7: Result

Above schedule is a valid Giotto execution. This timed schedule is again stored in a file for code generation. Note that this is only one of the possible schedules meeting the constraints.

Chapter 9

Phase 3 Compiler: Generating the C-code using the schedule

After the previous phase compilation Z3 will give us the time which contains the name of instances of task and driver and the time at which it shout start its execution.




Figure 9.1: Phase 3 Compiler

A sample of the schedule specification obtained from example shown in Fig.7.2 is :-

```
sat
[input_t2_2 = 8,
  input_t2_1 = 4,
  actuation_1 = 11,
  input_t2_0 = 3/10,
  t1_0 = 1/4,
```

```
t2_0 = 4/5,
actuation_0 = 5,
t1_1 = 6,
t2_1 = 9/2,
input_t1_0 = 0,
t2_2 = 17/2,
input_t1_1 = 9/5]
```

Z3 first specify weather it is sat or unsat. If it is sat it will provide start time for each $Job_instance$ where $Job \in \{Task, Driver\}$.

This phase of compilation will take this schedule specification as input and will generate a C-code which is equivalent to this schedule.

9.1 Idea

The main.c generated will implement the idea of Cooperative multitasking. It is a non-preemptive that will update the schedule based in timer interrupts. I have reserved Timer/Counter 4 of Atmega 2560 for this operation.

The main.c generated will be of form:-

```
int main(int argc, char *argv[])
{
    //initializing the counter interrupt 4
    schedule = 1;
    isr_schedule = 1;
    while (1)
    {
        switch (schedule)
        {
        case 0:
            schedule = 0;
            break;
        case 1:
            task1();
            task2();
            driver1();
            schedule = 0;
```

```
break;
        case 2:
            driver1();
            task1();
            task2();
            schedule = 0;
            break;
        case 3:
            driver1();
            driver2();
            schedule = 0;
            break;
        case 4:
            actuation();
            task1()
            schedule = 0;
            break;
        }
    }
    return 0;
}
// Interrupt Servive routine to schedule the task
ISR(TIMER4_COMPA_vect)
{
    switch (isr_schedule)
    {
    case 1:
        OCR4A = 1021;
```

```
schedule = 2;
        isr_schedule = 2;
        break;
    case 2:
        OCR4A = 1252;
        schedule = 3;
        isr_schedule =3;
        break;
    case 6:
        OCR4A = 169;
        schedule = 1;
        isr_schedule =1;
        TCNT4 = 100;
        break;
    }
}
```

9.1.0.1 Schedule Case

According to TTProg Semantics the sensor read and actuator update are meant to happen on specific time within the Jitter Tolerance. To achieve this the final schedule is dividend into many smaller schedule cases based on start time of sensor read and actuator update.




Figure 9.2: Schedule case Division

In the above diagram double box represents sensor read or actuator update which are meant to happen at specific time. New smaller schedule case starts from such sensor or actuator jobs until next actuator or sensor job.

Each of these smaller schedule case can be referred using switch case in the in the main function.

Task and drivers are scheduled by means of direct function call. The functions are called in the order in which they are supposed to be scheduled inside switch case. By the end of each schedule case the program goes back to busy waiting until an interrupt is generated to schedule the next schedule case.




Figure 9.3: Schedule Example

The Jobs are assumed to run no longer than time specified by weet. Jobs can finish much sooner than weet. In that case the CPU will go to busy wait at the end of each schedule case until the interrupt to deploy next schedule case is generated. It will cause no effect on schedule logically and the result will be equivalent.




Figure 9.4: Equivalent Schedule

Case 0 of the switch is used to perform the busy waiting. Once any schedule case have completed its execution it will go back to case 0 for busy waiting. The final schedule will be series if schedule case which are followed busy waiting until an interrupt is generated to deploy next schedule case. The overall schedule will keep repeating itself over the time defined by mode period.




Figure 9.5: Schedule Execution

9.1.0.2 Interrupts

The ISR plays an important role in this scheduling to make sure that sensor read and actuator update run at specific time. We are Timer 4 of Atmega 2560 for scheduling. The global variable $isr_schedule$ keep track about which schedule case is currently in execution. Following will happen whenever an interrupt happens:-

- It will first check which is the current schedule case
- It will update the time at which next timer interrupt should occur
- It will update the value of *schedule* variable such that next schedule case can be deployed

9.2 Algorithm and Technicalities




Figure 9.6: Flow

To sum up the overall flow will be as follows:-

• The main program will start with first schedule case as being currently

scheduled. The time for the first interrupt will also be initialized.

- It will complete execution of all the jobs and will to busy wait on schedule 0
- Once the first interrupt occur, it will go to the code block inside switch case according to the currently running switch case
- This ISR's code block will first update time for next interrupt
- It will update value for *schedule* variable so that next schedule case can be deployed
- It will check if it is the last case of the mode, if it the last case it will reset the value for Timer/Counter 4, so that the cycle can repeat itself
- A new schedule case will be deployed

9.2.1 Timer/Counter 4

Firebird V contains a Atmega 2560 master processor and a Atmega 8 slave processor. We will be using Timer/Counter 4 of Atmega 2560 to synchronize the scheduling. Timer/Counter 4 is a 16 bit counter i.e. it overflows after 65536 ticks.

Timer/Counter 1 Control Register A (TCCR4A) is set with WGM4x bits are set to 0 for normal operation.

Timer/Counter 1 Control Register B (TCCR4B) is set with CS00 and CS01 bits to set prescaler value to 64. The prescaler value will divide the clock by a given factor, now for ever 64 ticks the counter value will increase by 1 tick. By changing the prescaler value we can increase/decrease the total time after which counter overflows.

Timer/Counter 4 Interrupt Mask Register(TIMSK4) is set with OCIE4A bit, which will trigger the interrupt when the counter value matches with OCR4A register value. Following code will initialize the Timer 4 as required by the scheduler:-

```
//Waveform Generation Mode is normal
TCCR4A = 0;

//setting prescaler to 64
TCCR4B = (1 << CS00) | (1 << CS01);</pre>
```

```
//Setting timer mask register to
//Output Compare A Match Interrupt Enable mode
TIMSK4 = (1 << OCIE4A);
//Initial value for compare register
OCR4A = 169;</pre>
```

9.2.1.1 Computing time based on clocks

Time for each interrupt is used in main code in the form of counter value which is based on clk/prescaler value. Atmega 2560 used in firebird run at the frequency of 14745600 Hz. The formula for converting the actual time in ms obtained from Z3 to clock tick time is:-

$$ticks = \frac{F_CPU}{Prescaler} * Time \tag{9.1}$$

In our case F-CPU is 14745600 Hz. Prescaler is 64 and Time is given by Z3 in milli seconds.

9.2.1.2 Limitations

This approach of scheduling have following limitation:-

- It reserves a Timer and is cannot be used in other operations
- The mode period cannot exceed the overflow value of the timer. In our case it is predefined to 284ms based on the prescaler 64 value.
- The scheduler may lose the precision if we further increase the prescaler value

9.2.2 Compiler Algorithm

The compiler works based on following algorithm:-

- It parse the schedule generated by Z3.
- It then sort all the task instance according to time at which its execution is supposed to start
- The compiler will read the giotto.json file to find which of the driver are responsible for the sensor read or actuator update

- It will then prepare a dictionary with the name of driver associated with sensor read and actuator update and its clock time. This is the time at which all the interrupt should occur
- The compiler will make the function call for all the task and driver in the main function
- The compiler will make separate switch case whenever a driver needs to be scheduled which is responsible for interrupt.
- Similar approach is used to make the ISR function. The interrupt dictionary is used to set the value at which next interrupt needs to occur

9.3 Example

For the example shown in Fig.7.2 the final C-code will be:-

```
#include "giotto_output2.h"
volatile unsigned int schedule = 0;
volatile unsigned int isr_schedule = 0;
int main(int argc, char *argv[])
    init_devices();
    TCCR4A = (1 \ll WGM42);
    TCCR4B = (1 << CS00) | (1 << CS01);
    TIMSK4 = (1 << OCIE4A);
    OCR4A = 169;
    schedule = 1;
    isr_schedule = 1;
    while (1)
    {
        switch (schedule)
        {
        case 0:
            break;
        case 1:
            input_t1();
            t1();
            schedule = 0;
            break;
```

```
case 2:
            input_t2();
            t2();
            input_t1();
            schedule = 0;
            break;
        case 3:
            input_t2();
            t2();
            schedule = 0;
            break;
        case 4:
            actuation();
            t1();
            schedule = 0;
            break;
        case 5:
            input_t2();
            t2();
            schedule = 0;
            break;
        case 6:
            actuation();
            schedule = 0;
            break;
        }
    }
    return 0;
}
ISR(TIMER4_COMPA_vect)
    switch (isr_schedule)
    {
    case 1:
        OCR4A = 1021;
        schedule = 2;
        isr_schedule = 2;
        break;
```

```
case 2:
        OCR4A = 1252;
        schedule = 3;
        isr_schedule = 3;
        break;
    case 3:
        OCR4A = 1943;
        schedule = 4;
        isr_schedule = 4;
        break;
    case 4:
        OCR4A = 2634;
        schedule = 5;
        isr_schedule = 5;
        break;
    case 5:
        OCR4A = 2864;
        schedule = 6;
        isr_schedule = 6;
        break;
    case 6:
        OCR4A = 169;
        schedule = 1;
        isr_schedule = 1;
        TCNT4 = 100;
        break;
   }
}
```

Chapter 10

Case Study

10.1 Introduction

We will use a simple example to demonstrate working of TTProg[Heptagon]. We will build Adaptive Cruise control along with Parking Detect. The following two Heptagon components will be combined using TTProg:-

- Adaptive Cruise control: It will follow the white line and if an obstacle is detected it will first reduce the speed and then stop.
- Parking Detect: It will keep checking for free space on the right, if a space around 5 cm is detected the robot will slow down and sound the buzzer.

10.2 Heptagon Node

We will use two Heptagon nodes and generate its C-code with the heptagon compiler to provide input to TTProg. Heptagon Node for Adaptive Cruise control will be as follows:-

tel

This implementation set the speed of left wheel and right wheel in the scale of 0,1,2 and 3. The input parameter are provided by the input driver as follows:-

- blocked = Will be true if front is blocked
- leftOut = Will be true when left white line sensor is not on white line
- rightOut = Will be true when right white line sensor is not on white line
- **centerOut** = Will be true when center white line sensor is not on white line
- rightBlock = Will be 0 if space for parking is detected

Heptagon Node for Parking Detect will be as follows:-

```
node park(rf,rb : int) returns (rightBlocked : int);
let
```

```
rightBlocked = if (rf > 150 and rb > 100) then 0 else 1;
```

tel

The input parameter are provided by the input driver as follows:-

- ullet **rf** = It is the sensor value of the front sensor on the right side of firebird robot
- \bullet **rb** = It is the sensor value of the back sensor on the right side of firebird robot

If the values satisfies rf > 150 & rb > 100 then we can conclude that there is free space on the right side for parking otherwise blocked.

10.3 TTProg Logical Execution

We need to specify weet for each of our task and driver in our TTProg specification. All the weet are overestimated in this example. Time period of the mode is 16 ms.




Figure 10.1: TTProg Execution

Task DP is Detect Parking and Task ACC is Adaptive Cruise Control. All the input port value is provided by means of sensor read except input port right-blocked of ACC which is provided by task DP. Task ACC is responsible for controlling the left wheel and right wheel as actuator update , on other hand task DP control buzzer as actuator update. giotto.json file will look as follows:-

```
{"name" : "buzzer" , "type" : "float" , "init" : "0"}
],
"input" : [
        {"name" : "FrontBlockedi" , "type" : "float"},
        {"name" : "leftOuti" , "type" : "float"},
        {"name" : "rightOuti" , "type" : "float"},
         \{"name" \; : \; "centreOuti" \; , \; "type" \; : \; "float"\}, 
        {"name" : "frontRightIRi" , "type" : "float"},
        {"name" : "backRightIRi" , "type" : "float"},
        {"name" : "rightBlockedi" , "type" : "float"}
],
"output" : [
    {"name" : "leftWheel", "type" : "float" , "init": "0"},
    {"name" : "rightWheel", "type" : "float" , "init": "0"},
    {"name" : "rightBlocked", "type" : "float" , "init": "0"}
],
"private" : [
],
"task" : [
    {"name" : "t1",
    "input" : ["FrontBlockedi","leftOuti","rightOuti",
                 "centreOuti", "rightBlockedi"],
    "output": ["leftWheel", "rightWheel"],
    "function": "Cor__acc_step", "wcet": "2" },
    {"name" : "t2", "input" : ["frontRightIRi", "backRightIRi"] ,
    "output": ["rightBlocked"], "function": "RightO__rightO_step",
    "wcet":"1" }
],
"driver" : [
    {"name" : "input_t1",
    "input" : ["FrontBlocked","leftOut","rightOut",
            "centreOut", "rightBlocked"],
    "output": ["FrontBlockedi", "leftOuti", "rightOuti",
```

```
"centreOuti", "rightBlockedi"],
        "function": "inputDriver", "wcet": "1" },
        {"name" : "input_t2", "input" : ["frontRightIR", "backRightIR"] ,
        "output": ["frontRightIRi", "backRightIRi"],
        "function":"inputDriver2", "wcet":"0.5" },
        {"name" : "actuation", "input" : ["leftWheel", "rightWheel"] ,
        "output": ["wheel"], "function": "actDriver", "wcet": "1" },
        {"name" : "actuation2", "input" : ["rightBlocked"] ,
        "output": ["buzzer"], "function": "actDriver2", "wcet": "0.5" }
    ],
    "mode" : [
        {"name" : "m1", "period" : "16" , "definition":[
            {"type": "sensor", "frequency": "1", "task": "t1",
            "driver": "input_t1"},
            {"type": "actuator", "frequency": "1", "driver": "actuation"},
            {"type": "sensor", "frequency": "2", "task": "t2",
            "driver": "input_t2"},
            {"type": "actuator", "frequency": "2", "driver": "actuation2"}
        ]}
        ],
    "jitter" : "2"
}
```

10.4 Physical Schedule

Final Execution will have schedule of the form:-




Figure 10.2: TTProg Execution

Grey boxes will indicate busy wait and interrupt will be generated at the

time signified by the dotted line.

Its C-code will be as follows:-

```
#include "giotto_output2.h"
volatile unsigned int schedule = 0;
volatile unsigned int isr_schedule = 0;
int main(int argc, char *argv[])
{
    init_devices();
    \\init for timer
    TCCR4A = 0;
    TCCR4B = (1 << CS00) | (1 << CS01);
    TIMSK4 = (1 << OCIE4A);
    OCR4A = 330;
    schedule = 1;
    isr_schedule = 1;
    while (1)
    {
        switch (schedule)
        {
        case 0:
            break;
        case 1:
            input_t1();
            schedule = 0;
            break;
        case 2:
            input_t2();
            t1();
            t2();
            schedule = 0;
            break;
        case 3:
            actuation2();
            schedule = 0;
            break;
        case 4:
```

```
input_t2();
            t2();
            schedule = 0;
            break;
        case 5:
            actuation();
            schedule = 0;
            break;
        case 6:
            actuation2();
            schedule = 0;
            break;
        }
    }
    return 0;
}
ISR(TIMER4_COMPA_vect)
{
    switch (isr_schedule)
    {
    case 1:
        OCR4A = 1482;
        schedule = 2;
        isr_schedule = 2;
        break;
    case 2:
        OCR4A = 1943;
        schedule = 3;
        isr_schedule = 3;
        break;
    case 3:
        OCR4A = 3325;
        schedule = 4;
        isr_schedule = 4;
        break;
    case 4:
        OCR4A = 3556;
        schedule = 5;
```

```
isr_schedule = 5;
    break;
case 5:
    OCR4A = 3786;
    schedule = 6;
    isr_schedule = 6;
    break;
case 6:
    OCR4A = 330;
    schedule = 1;
    isr_schedule = 1;
    isr_schedule = 1;
    isr_schedule = 1;
    break;
}
```

10.5 Results

The above C-code was able to successfully compile and build for FireBird V. A .hex file is generated on build which is then loaded to the Robot. It was observed that the robot was successfully able to perform desired functionality. Thus, we have demonstrated the applicability of our TTProg[Heptagon] High Level Programming technique to robotics.

Chapter 11

Conclusion

Our time triggered program framework facilitates us to easily schedule complex task structure. It eliminated the limitations of powerful synchronous languages like Heptagon by allowing time intensive task.

The user don't need to worry about scheduling the task, he only need to provide the functions as input and specify the logical execution. It is architecture and processor independent. The automated compiler automatically checks if it is feasible to schedule and generate a C-code for the schedule.

Its Disadvantage is that WCET of each task has to be measured and provided. Long tasks have to be manually broken into sequence of small tasks which can be statically scheduled automatically.

This allow us to eliminate need for context switching or memory allocation. Hence very efficiently executable code is obtained.

11.1 Future Work

Following are the future work that can be done:-

- Handling multiple mode and mode switch of Giotto semantics
- Giving an option to user to choose various Timer and prescaler value for scheduler according to his need
- Error handling to done in compiler
- Method can be extended to using multi-processor systems

- Automatic technique for decomposing long functions into a chain of small atomic task need to be developed
- Method needs to be applied to complex robot programming e.g. control of humanoid robots

Chapter 12

References

- [1] Thomas A. Henzinger, Benjamin Horowitz and Christoph M. Kirsch, "Giotto: A Time-triggered Language for Embedded Programming", in Proceedings of the IEEE, vol. 91. IEEE, 2003
- [2] David Harel, "Statecharts: A visual formalism for complex systems", in Science of Programming, vol. 8. Elsevier, 1987.
- [3] George Wells, "Coordination Languages: Back to the Future with Linda" in Proceedings of WCAT'05. 2005
- [4] Pascal Raymond and Nicolas Halbwachs, "The Lustre Language". URL: http://www-verimag.imag.fr/ raymond/edu/eng/lustre-a.pdf
- [5] Heptagon/BZR manual. 2017. URL: http://heptagon.gforge.inria.fr/pub/heptagon-manual.pdf
- [6] Fire Bird V Software and Hardware manual. URL: http://elsi. e-yantra.org/resources
- [7] Z3 Guide by Microsoft. URL: https://rise4fun.com/z3/tutorial
- [8] ATmega-2560 Datasheet. URL:https://ww1.microchip.com/downloads/ en/devicedoc/atmel-2549-8-bit-avr-microcontroller-atmega640-1280-1281-2560-2561_ datasheet.pdf
- [9] Yakindu Statechart Tool. URL: https://www.itemis.com/en/yakindu/state-machine/