


Q[†] | D | J 0 1 Х 0





Inverter

Exclusive-NOR

Implementation

AB

Mealy = Output funciton of present state and input. Outputs active immediately on path

Moore = Output function of present state only → Active for full clock cycle (on state circle)

Synchronous Sequential Circuit Analysis

- 1) Logic Diagram: # inputs / outputs, + / -, model
- 2) Assign state / excitation variables: Label inputs / outputs for flip-flops
- 3) Excitation and Output Equations: Write logic equations for each input flip-flop and
- 4a) Transition Equations: (Obtained by applying flip-flop characteristic equation) Use characteristic equation to write flip-flop output equation.
- 4b) Excitation Table: Simplify equation to minimal POS / SOP
- 5) Transition Table: Create and fill K-Map per next state Qn+ using 4b equations (# of variables = # of flip-flops + number of inputs)
- 6) State Table: Use K-Maps together to determine next state

Present State	Next State	Output
Q1, Q2,	Q1, Q2,	
0 0	One column/input combo	Moore: 1 column output
0 1	X Y = 0 0, 0 1, 1 0, 1 1	Mealy: 1 column / input combo

7) State Diagram: Create bubble diagram

Word Problems

- 1) What needs to be remembered
- 2) Name & Number inputs / outputs
- 3) Determine Mealy / Moore
- 4) Draw state diagram for active case
- 5) Complete state diagram by including transition path for all inputs
- 6) Reread & adjust

Loading K-Maps

SOP loading K-Map each expression is a 1


POS loading K-Map each expression is a 0

SOP = Put 1s in

POS = Put 0s in

Synchronous Sequential Circuit Design

- 1) Determine # of inputs/outputs. "n" state variables, states, Mealy vs. Moore Model
- 2) Draw state table (#6 on left)
- 3) From state table, draw n next state K-Maps for Q₁⁺, Q₂⁺, Q₃⁺,
- 4) Using each next tate K-Map from above and the application table, draw K-Maps for flip-flop inputs and repeat for all next state variables
- 5) Find SOP equation using flip-flop input K-Maps in terms of input variables and state variables (FF inputs). Simplify
- 6) Determine simplified equation in terms of input variables and state variables either by K-Map or inspecting logic in truth table.
- 7) Draw Logic (flip-flop) diagram using #5 and #6



10 ms m

