

Number Systems and Codes

Converting $()_{10} \rightarrow ()_{16}$

$$(2F.8)_{16} = 2 \times 16^1 + F \times 16^0 + 8 \times 16^{-1}$$

Converting $()_{10} \rightarrow ()_2$

Repeated Radix Division

$$\begin{array}{r} 74/8 = 9 \text{ r } 2 \\ 9/8 = 1 \text{ r } 1 \\ 1/8 = 0 \text{ r } 1 \end{array}$$

Repeated Radix Multiplication

$$\begin{array}{r} (0.2)_{10} \rightarrow ()_8 \\ .2 \times 8 = 1.6 \\ .6 \times 8 = 4.8 \\ .8 \times 8 = 6.4 \\ .4 \times 8 = 3.2 \\ .2 \times 8 = 1.6 \\ .6 \times 8 = 4.8 \end{array}$$

SM • MSB = Sign

$$\begin{array}{l} 0 = + \quad 1 = - \\ -1 \text{ in 5-bit} = 1 \ 0 \ 0 \ 0 \ 1 \\ (\text{neg}) \ 2^1 \ 2^2 \ 2^3 \end{array}$$

2's Complement

$$\begin{array}{l} \text{Flip L} \rightarrow \text{R till first 1} \\ (-10) \rightarrow ()_{2\text{CNS}} \\ 0000 \ 1010 \\ 1111 \ 0110 \\ \text{Ignore carry bit} \end{array}$$

Grouping

$$()_2 \rightarrow ()_8 = \text{Groups of 3}$$

$$()_2 \rightarrow ()_{16} = \text{Groups of 4}$$

$$(001011100101.111)$$

Addition/Subtraction

Line up radix points

Multiplication

$$\begin{array}{r} 1 \ 0 \ 1 \ 1 \ 1 \ 0 \\ \times \quad 1 \ 0 \ 0 \ 1 \\ \hline 1 \ 0 \ 1 \ 1 \ 1 \ 0 \\ 0 \ 0 \\ \hline 1 \ 0 \ 1 \ 1 \ 1 \ 0 \ 0 \\ 1 \ 1 \ 0 \ 0 \ 1 \ 1 \ 1 \ 0 \end{array}$$

Subtraction

Overflow = Incorrect Sign
Carry In = Carry Out

$$\begin{array}{r} 11100111 - 01011000 \\ 10101000 \\ + 11100111 \\ \hline 10001111 \end{array}$$

Number Ranges

$$2\text{CNS}: [-2^{n-1}, 2^{n-1} - 1]$$

$$\text{SM/1CNS}: [-(2^{n-1} - 1), 2^{n-1} - 1]$$

BCD Code

Each Decimal = 4 bits

Only counts up to 9

Add 6 to numbers >9 or that have carry out of 4-bit

Gray Code

Only one bit changes from one code to next

$()_2 \rightarrow \text{Gray}$



L \rightarrow R: XOR each pair of bits

$$\begin{array}{ccccccc} 1 & 1 & 1 & 0 & 1 & 1 & 0 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 1 & 1 & 1 & 0 & 1 & 1 & 0 \end{array}$$

$\text{Gray} \rightarrow ()_2$

L \rightarrow R: XOR each pair of bits

$$\begin{array}{ccccccc} 1 & 1 & 1 & 0 & 1 & 1 & 0 \\ \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow & \downarrow \\ 1 & 1 & 1 & 0 & 1 & 1 & 0 \end{array}$$



Boolean Algebra

Commutative:

$$A + B = B + A$$

$$A * B = B * A$$

Associative:

$$A + (B + C) = (A + B) + C$$

$$A * (B * C) = (A * B) * C$$

Distributive:

$$A * (B + C) = A * B + A * C$$

$$A + (B * C) = (A + B) * (A + C)$$

Distributive:

$$\overline{X + Y} = \overline{X} * \overline{Y}$$

$$\overline{X * Y} = \overline{X} + \overline{Y}$$

$$1) A + 0 = A$$

$$7) A * A = A$$

$$2) A + 1 = 1$$

$$8) A + \overline{A} = 1$$

$$3) A * 0 = 0$$

$$9) \overline{\overline{A}} = A$$

$$4) A * 1 = A$$

$$10) A + AB = A$$

$$5) A + A = A$$

$$11) A + \overline{A}B = A + B$$

$$6) A + \overline{A} = 1$$

$$12) (A + B)(A + C) = A + BC$$

Logic Gates

Standard Form of Functions

SOP = minterms (1s)


Complement = 0

POS = maxterms (0s)

Complement = 1

Negation Indication

De Morgan's maintains equivalency
- Flip complements, operators, use ()



$$\overline{X * Y} = \overline{X} + \overline{Y}$$

$$\overline{X + Y} = \overline{X} * \overline{Y}$$

Getting Minterms/Maxterms from Logic Expression

$$AB(\overline{B}C + BD)$$

Distributive Law

$$AB\overline{B}C + ABBD$$

Rule 7

$$ABD(C + \overline{C})$$

$$\Sigma m(13, 15)$$

$$(A + \overline{B})(A + C)C$$

$$(A + \overline{B} + C)(A + C)C$$

$$(A + B + C\overline{C})(A + B\overline{B} + C)C$$


For Maxterms:

$$+ 0 = A\overline{A}$$


For Maxterms:

$$x \ 1 = (A + \overline{A})$$

NAND




NOR



Latches: S - R Latch

Active High = 2 NOR Gates




S	R	Q*
0	0	Q \rightarrow NC
0	1	Reset to 0
1	0	Set to 1
1	1	Instability

Gated S-R Latch

EN	S	R	Q*
0	x	x	Q
1	0	0	Q
1	0	1	0
1	1	0	1
1	1	1	0*

Active Low = 2 NAND Gates



S	R	Q*
0	0	1*
0	1	1
1	0	0
1	1	Q \rightarrow NC


Gated D Latch

EN	D	Q*
0	x	Q
1	0	0
1	1	1

Synchronous with Clock (CLK)

Inputs		Outputs		Comments
D	CLK	Q	Q	
0	1	0	1	Reset
1	1	1	0	Set

Inputs		Outputs		Comments
J	K	Q	Q	
0	0	0	0	No Change
0	1	0	1	Reset
1	0	1	0	Set
1	1	0	0	Toggle



Characteristic Equations for Flip-Flops

$$\text{SR: } Q^+ = S + \overline{R}Q \rightarrow Q_n^+ = S_n + \overline{R}_nQ_n$$


$$\text{JK: } Q^+ = J\overline{Q} + KQ \rightarrow Q_n^+ = J_n\overline{Q}_n + K_nQ_n$$

$$\text{D: } Q^+ = D \rightarrow Q_n^+ = D_n$$

$$\text{T: } Q^+ = \overline{Q} \rightarrow Q_n^+ = \overline{Q}_n$$

Application / Excitation Table for Flip-Flops

Q	Q*	D	J	K	S	R	T
0	0	0	0	X	0	Z	0
0	1	1	1	X	1	0	1
1	0	0	X	1	0	1	1
1	1	1	X	0	X	0	0



Mealy = Output function of present state and input. Outputs active immediately on path

Moore = Output function of present state only \rightarrow Active for full clock cycle (on state circle)

Synchronous Sequential Circuit Analysis

- Logic Diagram: # inputs / outputs, + / -, model
- Assign state / excitation variables: Label inputs / outputs for flip-flops
- Excitation and Output Equations: Write logic equations for each input flip-flop and design output
- Transition Equations: (Obtained by applying flip-flop characteristic equation) Use characteristic equation to write flip-flop output equation.
- Excitation Table: Simplify equation to minimal POS / SOP
- Transition Table: Create and fill K-Map per next state Q_{n+1} using 4b equations (# of variables = # of flip-flops + number of inputs)
- State Table: Use K-Maps together to determine next state

Present State Q1, Q2, ...	Next State Q1, Q2, ...	Output
0 0 ...	One column/input combo	Moore: 1 column output
0 1 ...	XY = 0, 0, 1, 1, 0, 1, 1	Mealy: 1 column / input combo

7) State Diagram: Create bubble diagram

Word Problems

- What needs to be remembered
- Name & Number inputs / outputs
- Determine Mealy / Moore
- Draw state diagram for active case
- Complete state diagram by including transition path for all inputs
- Reread & adjust

Loading K-Maps

SOP loading K-Map
each expression is a 1

POS loading K-Map
each expression is a 0

SOP = Put 1s in

POS = Put 0s in

Synchronous Sequential Circuit Design

- Determine # of inputs/outputs. "n" state variables, states, Mealy vs. Moore Model
- Draw state table (#6 on left)
- From state table, draw n next state K-Maps for Q_1^+ , Q_2^+ , Q_3^+ ,
- Using each next state K-Map from above and the application table, draw K-Maps for flip-flop inputs and repeat for all next state variables
- Find SOP equation using flip-flop input K-Maps in terms of input variables and state variables (FF inputs). Simplify
- Determine simplified equation in terms of input variables and state variables either by K-Map or inspecting logic in truth table.
- Draw Logic (flip-flop) diagram using #5 and #6

K-Maps

000	001	011	010	110	111	101	100
m0	m1	m3	m2	m6	m7	m5	m4
m8	m9	m11	m10	m14	m15	m13	m12
m24	m25	m27	m26	m30	m31	m29	m28
m16	m17	m19	m18	m22	m23	m21	m20

	00	01	11	10
00	m0	m1	m3	m2
01	m4	m5	m7	m6
11	m12	m13	m15	m16
10	m8	m9	m11	m10

Flip-Flop K-Maps

X	X	X	X	X
X	X	X	X	X

J_1^+ use Q_1^+, Q_1

X	X	X	X
X	X	X	X

K_1^+ use Q_1^+, Q_1

J_2^+ use Q_2^+, Q_2

X	X	X	X
X	X	X	X

K_2^+ use Q_2^+, Q_2