Signal		R-	I-	LW	SW	beq
Name		format	format(not			
			lw)			
Inputs	16	0	0	0	0	1
	15	1	0	0	1	1
	14	1	1	0	0	0
	13	0	0	0	0	0
	12	0	0	0	0	0
	I1	1	1	1	1	1
	10	1	1	1	1	1
Outputs	Memtoreg	0	0	1	Χ	Χ
	Regwrite	1	1	1	0	0
	Memread	0	0	1	0	0
	Memwrite	0	0	0	1	0
	branch	0	0	0	0	1