

NULL	10	10	TERM	TERM	TERM	TERM	TERM	TERM	TERM	TERM
IO	CLB	CLB	CLB	REG	CLB	CLB	۱C	CLB	CLB	ΑМ
10	CLB	CLB	CLB	REG	CLB	CLB	J M	CLB	CLB	SR





REG

REG

2 × Input / Output

CLB 8 × LUT4 + FF, 1 × MUX

REG Register file, 4 × 32 bit, 2r1w

MAC 8 bit + 20 bit

SRAM 32 × 1024 bit, 1rw

warm Warmboot, 16 slots

IRQ 4 × IRQ to CPU

IF Interface to CPU / SoC

TERM Termination

NULL No tile

NULL	IO	IO	TERM	TERM	TERM	TERM	TERM	TERM	TERM	TERM
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	M	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	/W	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	<i>γ</i> Μ	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	M	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	M	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	M	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	M	CLB	CLB	SR
NULL	TERM	WARM	IRQ	TERM	IF	IF	TERM	IF	IF	TERM

2 × Input / Output

CLB 8 × LUT4 + FF, 1 × MUX

REG Register file, 4 × 32 bit, 2r1w

MAC 8 bit + 20 bit

SRAM 32 × 1024 bit, 1rw

warm Warmboot, 16 slots

IRQ 4 × IRQ to CPU

IF Interface to CPU / SoC

TERM Termination

NULL No tile

NULL	IO	IO	TERM	TERM	TERM	TERM	TERM	TERM	TERM	TERM
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	M	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	/W	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	<i>γ</i> Μ	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	M	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	M	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	M	CLB	CLB	SR
IO	CLB	CLB	CLB	REG	CLB	CLB	MAC	CLB	CLB	SRAM
IO	CLB	CLB	CLB	REG	CLB	CLB	M	CLB	CLB	SR
NULL	TERM	WARM	IRQ	TERM	IF	IF	TERM	IF	IF	TERM