

# Crappy CPU machine code equivalence

Antoine VIALON

5 janvier 2020

## Table des matières

<b>1</b>	<b>Registers</b>	<b>2</b>
<b>2</b>	<b>High level instructions</b>	<b>2</b>
2.1	ABRT	2
2.2	ADD	2
2.3	AND	2
2.4	CALL	2
2.5	CLR	3
2.6	CMP	3
2.7	DISP	3
2.8	HALT	3
2.9	INC	3
2.10	JMP	3
2.11	JMPBIT	4
2.12	JMPEQ	4
2.13	JMPGE	4
2.14	JMPGT	4
2.15	JMPLE	4
2.16	JMPLT	4
2.17	JMPNEQ	4
2.18	JMPPTR	4
2.19	LEDTGL	4
2.20	MOV	5
2.21	NEG	5
2.22	NOP	5
2.23	NOT	5
2.24	OR	5
2.25	RET	5
2.26	SHIFTL	5
2.27	SHIFTR	6

2.28 SUB . . . . .	6
2.29 XOR . . . . .	6
<b>3 Instructions (low level) . . . . .</b>	<b>6</b>

## 1 Registers

*Available registers :*

- A : multi-purpose register. Is not overwritten quietly.
- B : work register. Used in many operations as a buffer
- U# : user registers. Will **never** be overwritten unless *explicitely* mentionned (see the instructions for more detail). There are only 1 of those currently.
- ret : not directly accessible. Used with CALL and RET
- cmp : not directly accessible. Used with CMP and JMPxxx

## 2 High level instructions

### 2.1 ABRT

*Set error bit and halt*

- ABRT (size : 1, duration : 3)

### 2.2 ADD

*Add a value from a register/memory address/const to a register or a memory address and save it in register A*

- ADD R, B (size : 1, duration : 5)
- ADD R, A (size : 1, duration : 6)
- ADD R, @0xHH (size : 2, duration : 9)
- ADD R, #0xHH (size : 2, duration : 7)
- ADD @0xHH, @0xHH (size : 3, duration : 13)
- ADD @0xHH, R (size : 2, duration : 9)
- ADD #0xHH, #0xHH (size : 3, duration : 9)
- ADD @0xHH, #0xHH (size : 3, duration : 10)

### 2.3 AND

*AND two registers, save the result to the first operand*

- AND R, B (size : 1, duration : 5)

### 2.4 CALL

*Jump to specified address and save current PC in Ret register. Useful for subroutines.*

- CALL #0xHH (size : 2, duration : 7)

## 2.5 CLR

*Clear a register/mem address. Clears B if parameter is an address*

- CLR A (size : 1, duration : 6)
- CLR U# (size : 1, duration : 6)
- CLR @0xHH (size : 3, duration : 11)

## 2.6 CMP

*Compare two values (subtracts them) and store the result in CMP register. Overwrites B.*

- CMP R, @0xHH (size : 2, duration : 12)
- CMP A, B (size : 1, duration : 8)
- CMP A, U# (size : 1, duration : 8)
- CMP R, #0xHH (size : 2, duration : 10)
- CMP U#, A (size : 1, duration : 8)
- CMP R (size : 1, duration : 4)
- CMP @0xHH (size : 2, duration : 7)

## 2.7 DISP

*Display a value contained in specified register/memory address as an unsigned integer.*

- DISP R (size : 1, duration : 4)
- DISP @0xHH (size : 1, duration : 7)

## 2.8 HALT

*Halt the CPU*

- HALT (size : 1, duration : 3)

## 2.9 INC

*Increment register or value at memory address*

- INC R (size : 1, duration : 5)
- INC @0xHH (size : 2, duration : 8)

## 2.10 JMP

*Go to specified address*

- JMP @0xHH (size : 2, duration : 7)
- JMP #0xHH (size : 2, duration : 5)

### 2.11 JMPBIT

*Go to specified address if selected bit of comparison register is 1.*

— JMPBIT %b, #0xHH (size : 2, duration : 6)

### 2.12 JMPEQ

*Go to specified address if comparison register is zero.*

— JMPEQ #0xHH (size : 2, duration : 6)

### 2.13 JMPGE

*Go to specified address if comparison register is positive (or zero).*

— JMPGE #0xHH (size : 2, duration : 6)

### 2.14 JMPGT

*Go to specified address if comparison register is strictly positive.*

— JMPGT #0xHH (size : 2, duration : 6)

### 2.15 JMPLE

*Go to specified address if comparison register is negative or zero.*

— JMPLE #0xHH (size : 2, duration : 6)

### 2.16 JMPLT

*Go to specified address if comparison register is strictly negative.*

— JMPLT #0xHH (size : 2, duration : 6)

### 2.17 JMPNEQ

*Go to specified address if comparison register is NOT zero.*

— JMPNEQ #0xHH (size : 2, duration : 6)

### 2.18 JMPPTR

*Go to address value at memory address.*

— JMPPTR @0xHH (size : 2, duration : 7)

### 2.19 LEDTGL

*Toggle led. Useful for debugging.*

— LEDTGL (size : 1, duration : 4)

## 2.20 MOV

*Move a value from a register/memory address/const to a register or a memory address*

- MOV A, R (size : 1, duration : 4)
- MOV B, R (size : 1, duration : 4)
- MOV U#, A (size : 1, duration : 4)
- MOV U#, B (size : 1, duration : 4)
- MOV R, @0xHH (size : 2, duration : 7)
- MOV R, #0xHH (size : 2, duration : 5)
- MOV @0xHH, R (size : 2, duration : 6)
- MOV @0xHH, @0xHH (size : 3, duration : 10)
- MOV @0xHH, #0xHH (size : 3, duration : 7)

## 2.21 NEG

*Compute two's complement of register/memory (useful for substractions), and store result in itself.*

- NEG R (size : 1, duration : 6)
- NEG @0xHH (size : 2, duration : 9)

## 2.22 NOP

*Go to next address*

- NOP (size : 1, duration : 3)

## 2.23 NOT

*Invert bit by bit register, and store result in itself*

- NOT R (size : 1, duration : 5)

## 2.24 OR

*OR two registers, save the result to the first operand*

- OR A, B (size : 1, duration : 5)
- OR U#, B (size : 1, duration : 5)

## 2.25 RET

*Revert PC to value saved in Ret register. Use with CALL.*

- RET (size : 1, duration : 4)

## 2.26 SHIFTL

*Shift register to the left*

- SHIFTL R (size : 1, duration : 5)

## 2.27 SHIFTR

*Shift register to the right*

— SHIFTR R (size : 1, duration : 5)

## 2.28 SUB

*Sub a value from a memory/register to register A and save it in register*

*A. Overwrites B.*

— SUB R, @0xHH (size : 2, duration : 12)

— SUB A, R (size : 1, duration : 9)

## 2.29 XOR

*XOR two registers, save the result to the first operand*

— XOR A, B (size : 1, duration : 5)

— XOR A, A (size : 1, duration : 6)

— XOR U#, U# (size : 1, duration : 6)

## 3 Instructions (low level)

**default : 0x00**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadInstruction, incPC

**ADD\_\_A\_\_to\_\_A : 0x01**

*Micro-instructions :*

1. outA, loadB
2. enableAdd, loadALU, outA
3. outALU, loadA
4. clearMIconter

**ADD\_\_A\_\_to\_\_U0 : 0x02**

*Micro-instructions :*

1. outA, loadB
2. enableAdd, loadALU, outU0
3. outALU, loadU0
4. clearMIconter

**ADD\_\_A\_\_to\_\_U1 : 0x03**

*Micro-instructions :*

1. outA, loadB
2. enableAdd, loadALU, outU1
3. outALU, loadU1
4. clearMIconter

**ADD\_\_A\_\_to\_\_U2 : 0x04**

*Micro-instructions :*

1. outA, loadB
2. enableAdd, loadALU, outU2
3. outALU, loadU2
4. clearMIconter

**ADD\_A\_to\_U3 : 0x05**

*Micro-instructions :*

1. outA, loadB
2. enableAdd, loadALU, outU3
3. outALU, loadU3
4. clearMIconter

**ADD\_A\_to\_mem : 0x06**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadB
5. enableAdd, loadALU, outA
6. outALU, storeRAM
7. clearMIconter

**ADD\_B\_to\_A : 0x07**

*Micro-instructions :*

1. enableAdd, loadALU, outA
2. outALU, loadA
3. clearMIconter

**ADD\_B\_to\_U0 : 0x08**

*Micro-instructions :*

1. enableAdd, loadALU, outU0
2. outALU, loadU0
3. clearMIconter

**ADD\_B\_to\_U1 : 0x09**

*Micro-instructions :*

1. enableAdd, loadALU, outU1
2. outALU, loadU1
3. clearMIconter

**ADD\_B\_to\_U2 : 0x0a**

*Micro-instructions :*

1. enableAdd, loadALU, outU2
2. outALU, loadU2
3. clearMIconter

**ADD\_B\_to\_U3 : 0x0b**

*Micro-instructions :*

1. enableAdd, loadALU, outU3
2. outALU, loadU3
3. clearMIconter

**ADD\_U0\_to\_mem : 0x0c**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadB
5. enableAdd, loadALU, outU0
6. outALU, storeRAM
7. clearMIconter

**ADD\_U1\_to\_mem : 0x0d**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadB
5. enableAdd, loadALU, outU1
6. outALU, storeRAM
7. clearMIconter

**ADD\_U2\_to\_mem : 0x0e**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadB
5. enableAdd, loadALU, outU2
6. outALU, storeRAM
7. clearMIconter

**ADD\_U3\_to\_mem : 0x0f**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadB
5. enableAdd, loadALU, outU3
6. outALU, storeRAM
7. clearMIconter

**ADD\_const\_to\_A : 0x10**



*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadB, incPC
3. enableAdd, loadALU, outA
4. outALU, loadA
5. clearMCounter

**ADD\_const\_to\_U0 : 0x11**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadB, incPC
3. enableAdd, loadALU, outU0
4. outALU, loadU0
5. clearMCounter

**ADD\_const\_to\_U1 : 0x12**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadB, incPC
3. enableAdd, loadALU, outU1
4. outALU, loadU1
5. clearMCounter

**ADD\_const\_to\_U2 : 0x13**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadB, incPC
3. enableAdd, loadALU, outU2
4. outALU, loadU2
5. clearMCounter

**ADD\_const\_to\_U3 : 0x14**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadB, incPC
3. enableAdd, loadALU, outU3
4. outALU, loadU3
5. clearMCounter

**ADD\_const\_to\_const\_in\_A : 0x15**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadA, incPC
3. outPC, loadRAM
4. outRAM, loadB, incPC
5. enableAdd, loadALU, outA
6. outALU, loadA
7. clearMIconter

**ADD\_const\_to\_mem : 0x16**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadB
5. outPC, loadRAM
6. enableAdd, loadALU, outRAM, incPC
7. outALU, storeRAM
8. clearMIconter

**ADD\_mem\_to\_A : 0x17**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadB
5. enableAdd, loadALU, outA
6. outALU, loadA
7. clearMIconter

**ADD\_mem\_to\_U0 : 0x18**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadB
5. enableAdd, loadALU, outU0
6. outALU, loadU0
7. clearMIconter

**ADD\_mem\_to\_U1 : 0x19**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadB
5. enableAdd, loadALU, outU1
6. outALU, loadU1
7. clearMIconter

**ADD\_mem\_to\_U2 : 0x1a**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadB
5. enableAdd, loadALU, outU2
6. outALU, loadU2
7. clearMIconter

**ADD\_mem\_to\_U3 : 0x1b**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadB
5. enableAdd, loadALU, outU3
6. outALU, loadU3
7. clearMIconter

**ADD\_mem\_to\_mem : 0x1c**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr
3. outMemAddr, loadRAM
4. outRAM, loadA, incPC
5. outPC, loadRAM
6. outRAM, loadMemAddr
7. outMemAddr, loadRAM
8. outRAM, loadB, incPC
9. loadALU, enableAdd, outA
10. outALU, storeRAM
11. clearMIconter

**AND\_A\_B\_to\_itself : 0x1d**

*Micro-instructions :*

1. enableAND, loadALU, outA
2. outALU, loadA
3. clearMIconter

**AND\_U0\_B\_to\_itself : 0x1e**

*Micro-instructions :*

1. enableAND, loadALU, outU0
2. outALU, loadU0
3. clearMIconter

**AND\_U1\_B\_to\_itself : 0x1f**

*Micro-instructions :*

1. enableAND, loadALU, outU1
2. outALU, loadU1
3. clearMIconter

**AND\_U2\_B\_to\_itself : 0x20**

*Micro-instructions :*

1. enableAND, loadALU, outU2
2. outALU, loadU2
3. clearMIconter

**AND\_U3\_B\_to\_itself : 0x21**

*Micro-instructions :*

1. enableAND, loadALU, outU3
2. outALU, loadU3
3. clearMIconter

**CALL\_addr : 0x22**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outPC, loadRet
4. loadPC, cond\_always, outMemAddr
5. clearMIconter

**CMP\_A\_B : 0x23**

*Micro-instructions :*

1. outB, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadB
4. enableAdd, loadALU, outA
5. outALU, loadCmp
6. clearMIconter

**CMP\_A\_U0 : 0x24**

*Micro-instructions :*

1. outU0, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadB
4. enableAdd, loadALU, outA
5. outALU, loadCmp
6. clearMICounter

**CMP\_A\_U1 : 0x25**

*Micro-instructions :*

1. outU1, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadB
4. enableAdd, loadALU, outA
5. outALU, loadCmp
6. clearMICounter

**CMP\_A\_U2 : 0x26**

*Micro-instructions :*

1. outU2, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadB
4. enableAdd, loadALU, outA
5. outALU, loadCmp
6. clearMICounter

**CMP\_A\_U3 : 0x27**

*Micro-instructions :*

1. outU3, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadB
4. enableAdd, loadALU, outA
5. outALU, loadCmp
6. clearMICounter

**CMP\_A\_const : 0x28**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadB, incPC
3. outB, enableNOT, loadALU
4. outALU, enableInc, loadALU
5. outALU, loadB
6. enableAdd, loadALU, outA
7. outALU, loadCmp
8. clearMICounter

**CMP\_A\_mem : 0x29**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. outB, enableNOT, loadALU
6. outALU, enableInc, loadALU
7. outALU, loadB
8. enableAdd, loadALU, outA
9. outALU, loadCmp
10. clearMIconter

**CMP\_U0\_A : 0x2a**

*Micro-instructions :*

1. outA, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadB
4. enableAdd, loadALU, outU0
5. outALU, loadCmp
6. clearMIconter

**CMP\_U0\_const : 0x2b**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadB, incPC
3. outB, enableNOT, loadALU
4. outALU, enableInc, loadALU
5. outALU, loadB
6. enableAdd, loadALU, outU0
7. outALU, loadCmp
8. clearMIconter

**CMP\_U0\_mem : 0x2c**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. outB, enableNOT, loadALU
6. outALU, enableInc, loadALU
7. outALU, loadB
8. enableAdd, loadALU, outU0
9. outALU, loadCmp
10. clearMIconter

**CMP\_U1\_A : 0x2d**

*Micro-instructions :*

1. outA, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadB
4. enableAdd, loadALU, outU1
5. outALU, loadCmp
6. clearMIconter

**CMP\_U1\_const : 0x2e**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadB, incPC
3. outB, enableNOT, loadALU
4. outALU, enableInc, loadALU
5. outALU, loadB
6. enableAdd, loadALU, outU1
7. outALU, loadCmp
8. clearMIconter

**CMP\_U1\_mem : 0x2f**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. outB, enableNOT, loadALU
6. outALU, enableInc, loadALU
7. outALU, loadB
8. enableAdd, loadALU, outU1
9. outALU, loadCmp
10. clearMIconter

**CMP\_U2\_A : 0x30**

*Micro-instructions :*

1. outA, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadB
4. enableAdd, loadALU, outU2
5. outALU, loadCmp
6. clearMIconter

**CMP\_U2\_const : 0x31**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadB, incPC
3. outB, enableNOT, loadALU
4. outALU, enableInc, loadALU
5. outALU, loadB
6. enableAdd, loadALU, outU2
7. outALU, loadCmp
8. clearMIconter

**CMP\_U2\_mem : 0x32**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. outB, enableNOT, loadALU
6. outALU, enableInc, loadALU
7. outALU, loadB
8. enableAdd, loadALU, outU2
9. outALU, loadCmp
10. clearMIconter

**CMP\_U3\_A : 0x33**

*Micro-instructions :*

1. outA, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadB
4. enableAdd, loadALU, outU3
5. outALU, loadCmp
6. clearMIconter

**CMP\_U3\_const : 0x34**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadB, incPC
3. outB, enableNOT, loadALU
4. outALU, enableInc, loadALU
5. outALU, loadB
6. enableAdd, loadALU, outU3
7. outALU, loadCmp
8. clearMIconter

**CMP\_U3\_mem : 0x35**



*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. outB, enableNOT, loadALU
6. outALU, enableInc, loadALU
7. outALU, loadB
8. enableAdd, loadALU, outU3
9. outALU, loadCmp
10. clearMIconter

**COPY : 0x36**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. outPC, loadRAM
6. outRAM, loadMemAddr, incPC
7. storeRAM, outB
8. clearMIconter

**COPY\_A\_to\_A : 0x37**

*Micro-instructions :*

1. outA, loadA
2. clearMIconter

**COPY\_A\_to\_B : 0x38**

*Micro-instructions :*

1. outA, loadB
2. clearMIconter

**COPY\_A\_to\_U0 : 0x39**

*Micro-instructions :*

1. outA, loadU0
2. clearMIconter

**COPY\_A\_to\_U1 : 0x3a**

*Micro-instructions :*

1. outA, loadU1
2. clearMIconter

**COPY\_A\_to\_U2 : 0x3b**

*Micro-instructions :*

1. outA, loadU2
2. clearMIconter

**COPY\_A\_to\_U3 : 0x3c**

*Micro-instructions :*

1. outA, loadU3
2. clearMIconter

**COPY\_A\_to\_cmp : 0x3d**

*Micro-instructions :*

1. outA, loadCmp
2. clearMIconter

**COPY\_B\_to\_A : 0x3e**

*Micro-instructions :*

1. outB, loadA
2. clearMIconter

**COPY\_B\_to\_B : 0x3f**

*Micro-instructions :*

1. outB, loadB
2. clearMIconter

**COPY\_B\_to\_U0 : 0x40**

*Micro-instructions :*

1. outB, loadU0
2. clearMIconter

**COPY\_B\_to\_U1 : 0x41**

*Micro-instructions :*

1. outB, loadU1
2. clearMIconter

**COPY\_B\_to\_U2 : 0x42**

*Micro-instructions :*

1. outB, loadU2
2. clearMIconter

**COPY\_B\_to\_U3 : 0x43**

*Micro-instructions :*

1. outB, loadU3
2. clearMIconter

**COPY\_B\_to\_cmp : 0x44**

*Micro-instructions :*

1. outB, loadCmp
2. clearMIconter

**COPY\_U0\_to\_A : 0x45**

*Micro-instructions :*

1. outU0, loadA
2. clearMIcounter

**COPY\_U0\_to\_B : 0x46**

*Micro-instructions :*

1. outU0, loadB
2. clearMIcounter

**COPY\_U0\_to\_cmp : 0x47**

*Micro-instructions :*

1. outU0, loadCmp
2. clearMIcounter

**COPY\_U1\_to\_A : 0x48**

*Micro-instructions :*

1. outU1, loadA
2. clearMIcounter

**COPY\_U1\_to\_B : 0x49**

*Micro-instructions :*

1. outU1, loadB
2. clearMIcounter

**COPY\_U1\_to\_cmp : 0x4a**

*Micro-instructions :*

1. outU1, loadCmp
2. clearMIcounter

**COPY\_U2\_to\_A : 0x4b**

*Micro-instructions :*

1. outU2, loadA
2. clearMIcounter

**COPY\_U2\_to\_B : 0x4c**

*Micro-instructions :*

1. outU2, loadB
2. clearMIcounter

**COPY\_U2\_to\_cmp : 0x4d**

*Micro-instructions :*

1. outU2, loadCmp
2. clearMIcounter

**COPY\_U3\_to\_A : 0x4e**

*Micro-instructions :*

1. outU3, loadA
2. clearMIcounter

**COPY\_U3\_to\_B : 0x4f**

*Micro-instructions :*

1. outU3, loadB
2. clearMIconter

**COPY\_U3\_to\_cmp : 0x50**

*Micro-instructions :*

1. outU3, loadCmp
2. clearMIconter

**COPY\_mem\_to\_cmp : 0x51**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadCmp
5. clearMIconter

**DISPLAY\_A : 0x52**

*Micro-instructions :*

1. outA, loadDisplay
2. clearMIconter

**DISPLAY\_B : 0x53**

*Micro-instructions :*

1. outB, loadDisplay
2. clearMIconter

**DISPLAY\_U0 : 0x54**

*Micro-instructions :*

1. outU0, loadDisplay
2. clearMIconter

**DISPLAY\_U1 : 0x55**

*Micro-instructions :*

1. outU1, loadDisplay
2. clearMIconter

**DISPLAY\_U2 : 0x56**

*Micro-instructions :*

1. outU2, loadDisplay
2. clearMIconter

**DISPLAY\_U3 : 0x57**

*Micro-instructions :*

1. outU3, loadDisplay
2. clearMIconter

**DISPLAY\_mem : 0x58**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. loadRAM, outMemAddr
4. outRAM, loadDisplay
5. clearMICounter

**FAIL : 0x59**

*Micro-instructions :*

1. error, halt

**HALT : 0x5a**

*Micro-instructions :*

1. halt

**INC\_\_A : 0x5b**

*Micro-instructions :*

1. outA, enableInc, loadALU
2. outALU, loadA
3. clearMICounter

**INC\_\_B : 0x5c**

*Micro-instructions :*

1. outB, enableInc, loadALU
2. outALU, loadB
3. clearMICounter

**INC\_\_U0 : 0x5d**

*Micro-instructions :*

1. outU0, enableInc, loadALU
2. outALU, loadU0
3. clearMICounter

**INC\_\_U1 : 0x5e**

*Micro-instructions :*

1. outU1, enableInc, loadALU
2. outALU, loadU1
3. clearMICounter

**INC\_\_U2 : 0x5f**

*Micro-instructions :*

1. outU2, enableInc, loadALU
2. outALU, loadU2
3. clearMICounter

**INC\_\_U3 : 0x60**

*Micro-instructions :*

1. outU3, enableInc, loadALU
2. outALU, loadU3
3. clearMICounter

**INC\_\_mem : 0x61**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, enableInc, loadALU
5. outALU, storeRAM
6. clearMICounter

**JMP\_\_const : 0x62**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadPC, cond\_always
3. clearMICounter

**JMP\_\_if\_\_eq : 0x63**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_null
4. clearMICounter

**JMP\_\_if\_\_ge : 0x64**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_pos, cond\_null
4. clearMICounter

**JMP\_\_if\_\_gt : 0x65**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_pos, cond\_not\_null
4. clearMICounter

**JMP\_\_if\_\_le : 0x66**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_neg, cond\_null
4. clearMIconter

**JMP\_\_if\_\_lt : 0x67**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_neg, cond\_not\_null
4. clearMIconter

**JMP\_\_if\_\_neq : 0x68**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_null, invert\_cond
4. clearMIconter

**JMP\_\_ptr : 0x69**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr
3. outMemAddr, loadRAM
4. outRAM, loadPC, cond\_always
5. clearMIconter

**JMP\_\_sel\_\_bit\_\_0 : 0x6a**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_selected\_bit
4. clearMIconter

**JMP\_\_sel\_\_bit\_\_1 : 0x6b**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_selected\_bit, selector0
4. clearMIconter

**JMP\_\_sel\_\_bit\_\_2 : 0x6c**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_selected\_bit, selector1
4. clearMIconter

**JMP\_sel\_bit\_3 : 0x6d**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_selected\_bit, selector0, selector1
4. clearMIconter

**JMP\_sel\_bit\_4 : 0x6e**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_selected\_bit, selector2
4. clearMIconter

**JMP\_sel\_bit\_5 : 0x6f**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_selected\_bit, selector0, selector2
4. clearMIconter

**JMP\_sel\_bit\_6 : 0x70**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_selected\_bit, selector1, selector2
4. clearMIconter

**JMP\_sel\_bit\_7 : 0x71**

*Micro-instructions :*

1. outPC, loadRAM
2. incPC
3. outRAM, loadPC, cond\_selected\_bit, selector0, selector1, selector2
4. clearMIconter

**LED\_tgl : 0x72**

*Micro-instructions :*

1. flipLed
2. clearMIconter

**LOAD\_const\_to\_A : 0x73**



*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadA, incPC
3. clearMIconter

**LOAD\_const\_to\_B : 0x74**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadB, incPC
3. clearMIconter

**LOAD\_const\_to\_U0 : 0x75**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadU0, incPC
3. clearMIconter

**LOAD\_const\_to\_U1 : 0x76**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadU1, incPC
3. clearMIconter

**LOAD\_const\_to\_U2 : 0x77**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadU2, incPC
3. clearMIconter

**LOAD\_const\_to\_U3 : 0x78**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadU3, incPC
3. clearMIconter

**LOAD\_ptr\_to\_A : 0x79**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadA
5. clearMIconter

**LOAD\_ptr\_to\_B : 0x7a**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. clearMICounter

**LOAD\_ptr\_to\_U0 : 0x7b**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadU0
5. clearMICounter

**LOAD\_ptr\_to\_U1 : 0x7c**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadU1
5. clearMICounter

**LOAD\_ptr\_to\_U2 : 0x7d**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadU2
5. clearMICounter

**LOAD\_ptr\_to\_U3 : 0x7e**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadU3
5. clearMICounter

**NEG\_A : 0x7f**

*Micro-instructions :*

1. outA, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadA
4. clearMICounter

**NEG\_B : 0x80**

*Micro-instructions :*

1. outB, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadB
4. clearMIconter

**NEG\_\_U0 : 0x81**

*Micro-instructions :*

1. outU0, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadU0
4. clearMIconter

**NEG\_\_U1 : 0x82**

*Micro-instructions :*

1. outU1, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadU1
4. clearMIconter

**NEG\_\_U2 : 0x83**

*Micro-instructions :*

1. outU2, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadU2
4. clearMIconter

**NEG\_\_U3 : 0x84**

*Micro-instructions :*

1. outU3, enableNOT, loadALU
2. outALU, enableInc, loadALU
3. outALU, loadU3
4. clearMIconter

**NEG\_\_mem : 0x85**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr
3. outMemAddr, loadRAM, incPC
4. outRAM, enableNOT, loadALU
5. outALU, enableInc, loadALU
6. outALU, storeRAM
7. clearMIconter

**NOP : 0x86**

*Micro-instructions :*

1. clearMICounter

**NOT\_\_A : 0x87**

*Micro-instructions :*

1. enableNOT, loadALU, outA
2. outALU, loadA
3. clearMICounter

**NOT\_\_B : 0x88**

*Micro-instructions :*

1. enableNOT, loadALU, outB
2. outALU, loadB
3. clearMICounter

**NOT\_\_U0 : 0x89**

*Micro-instructions :*

1. enableNOT, loadALU, outU0
2. outALU, loadU0
3. clearMICounter

**NOT\_\_U1 : 0x8a**

*Micro-instructions :*

1. enableNOT, loadALU, outU1
2. outALU, loadU1
3. clearMICounter

**NOT\_\_U2 : 0x8b**

*Micro-instructions :*

1. enableNOT, loadALU, outU2
2. outALU, loadU2
3. clearMICounter

**NOT\_\_U3 : 0x8c**

*Micro-instructions :*

1. enableNOT, loadALU, outU3
2. outALU, loadU3
3. clearMICounter

**OR\_\_A\_\_B\_\_to\_\_itself : 0x8d**

*Micro-instructions :*

1. enableOR, loadALU, outA
2. outALU, loadA
3. clearMICounter

**OR\_\_U0\_\_B\_\_to\_\_itself : 0x8e**

*Micro-instructions :*

1. enableOR, loadALU, outU0
2. outALU, loadU0
3. clearMIconter

**OR\_U1\_B\_to\_itself : 0x8f**

*Micro-instructions :*

1. enableOR, loadALU, outU1
2. outALU, loadU1
3. clearMIconter

**OR\_U2\_B\_to\_itself : 0x90**

*Micro-instructions :*

1. enableOR, loadALU, outU2
2. outALU, loadU2
3. clearMIconter

**OR\_U3\_B\_to\_itself : 0x91**

*Micro-instructions :*

1. enableOR, loadALU, outU3
2. outALU, loadU3
3. clearMIconter

**RET : 0x92**

*Micro-instructions :*

1. outRet, loadPC, cond\_always
2. clearMIconter

**SHIFTL\_A : 0x93**

*Micro-instructions :*

1. outA, enableSHIFTL, loadALU
2. outALU, loadA
3. clearMIconter

**SHIFTL\_B : 0x94**

*Micro-instructions :*

1. outB, enableSHIFTL, loadALU
2. outALU, loadB
3. clearMIconter

**SHIFTL\_U0 : 0x95**

*Micro-instructions :*

1. outU0, enableSHIFTL, loadALU
2. outALU, loadU0
3. clearMIconter

**SHIFTL\_U1 : 0x96**

*Micro-instructions :*

1. outU1, enableSHIFTL, loadALU
2. outALU, loadU1
3. clearMIconter

**SHIFTL\_\_U2 : 0x97**

*Micro-instructions :*

1. outU2, enableSHIFTL, loadALU
2. outALU, loadU2
3. clearMIconter

**SHIFTL\_\_U3 : 0x98**

*Micro-instructions :*

1. outU3, enableSHIFTL, loadALU
2. outALU, loadU3
3. clearMIconter

**SHIFTR\_\_A : 0x99**

*Micro-instructions :*

1. outA, enableSHIFTR, loadALU
2. outALU, loadA
3. clearMIconter

**SHIFTR\_\_B : 0x9a**

*Micro-instructions :*

1. outB, enableSHIFTR, loadALU
2. outALU, loadB
3. clearMIconter

**SHIFTR\_\_U0 : 0x9b**

*Micro-instructions :*

1. outU0, enableSHIFTR, loadALU
2. outALU, loadU0
3. clearMIconter

**SHIFTR\_\_U1 : 0x9c**

*Micro-instructions :*

1. outU1, enableSHIFTR, loadALU
2. outALU, loadU1
3. clearMIconter

**SHIFTR\_\_U2 : 0x9d**

*Micro-instructions :*

1. outU2, enableSHIFTR, loadALU
2. outALU, loadU2
3. clearMIconter

**SHIFTR\_\_U3 : 0x9e**

*Micro-instructions :*

1. outU3, enableSHIFTR, loadALU
2. outALU, loadU3
3. clearMIconter

**STORE\_A\_to\_address : 0x9f**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. storeRAM, outA
4. clearMIconter

**STORE\_B\_to\_address : 0xa0**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. storeRAM, outB
4. clearMIconter

**STORE\_PCp1\_to\_address : 0xa1**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. storeRAM, outPCp1
4. clearMIconter

**STORE\_U0\_to\_address : 0xa2**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. storeRAM, outU0
4. clearMIconter

**STORE\_U1\_to\_address : 0xa3**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. storeRAM, outU1
4. clearMIconter

**STORE\_U2\_to\_address : 0xa4**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. storeRAM, outU2
4. clearMIconter

**STORE\_U3\_to\_address : 0xa5**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. storeRAM, outU3
4. clearMIconter

**STORE\_const\_to\_address : 0xa6**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outPC, loadRAM
4. storeRAM, outRAM, incPC
5. clearMIconter

**SUB\_A\_to\_A : 0xa7**

*Micro-instructions :*

1. outA, loadB
2. outB, enableNOT, loadALU
3. outALU, enableInc, loadALU
4. outALU, loadB
5. enableAdd, loadALU, outA
6. outALU, loadA
7. clearMIconter

**SUB\_U0\_to\_A : 0xa8**

*Micro-instructions :*

1. outU0, loadB
2. outB, enableNOT, loadALU
3. outALU, enableInc, loadALU
4. outALU, loadB
5. enableAdd, loadALU, outA
6. outALU, loadA
7. clearMIconter

**SUB\_U1\_to\_A : 0xa9**

*Micro-instructions :*

1. outU1, loadB
2. outB, enableNOT, loadALU
3. outALU, enableInc, loadALU
4. outALU, loadB
5. enableAdd, loadALU, outA
6. outALU, loadA
7. clearMIconter

**SUB\_U2\_to\_A : 0xaa**



*Micro-instructions :*

1. outU2, loadB
2. outB, enableNOT, loadALU
3. outALU, enableInc, loadALU
4. outALU, loadB
5. enableAdd, loadALU, outA
6. outALU, loadA
7. clearMIconter

**SUB\_U3\_to\_A : 0xab**

*Micro-instructions :*

1. outU3, loadB
2. outB, enableNOT, loadALU
3. outALU, enableInc, loadALU
4. outALU, loadB
5. enableAdd, loadALU, outA
6. outALU, loadA
7. clearMIconter

**SUB\_mem\_to\_A : 0xac**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. outB, enableNOT, loadALU
6. outALU, enableInc, loadALU
7. outALU, loadB
8. enableAdd, loadALU, outA
9. outALU, loadA
10. clearMIconter

**SUB\_mem\_to\_U0 : 0xad**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. outB, enableNOT, loadALU
6. outALU, enableInc, loadALU
7. outALU, loadB
8. enableAdd, loadALU, outU0
9. outALU, loadU0
10. clearMIconter

**SUB\_mem\_to\_U1 : 0xae**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. outB, enableNOT, loadALU
6. outALU, enableInc, loadALU
7. outALU, loadB
8. enableAdd, loadALU, outU1
9. outALU, loadU1
10. clearMIconter

**SUB\_mem\_to\_U2 : 0xaf**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. outB, enableNOT, loadALU
6. outALU, enableInc, loadALU
7. outALU, loadB
8. enableAdd, loadALU, outU2
9. outALU, loadU2
10. clearMIconter

**SUB\_mem\_to\_U3 : 0xb0**

*Micro-instructions :*

1. outPC, loadRAM
2. outRAM, loadMemAddr, incPC
3. outMemAddr, loadRAM
4. outRAM, loadB
5. outB, enableNOT, loadALU
6. outALU, enableInc, loadALU
7. outALU, loadB
8. enableAdd, loadALU, outU3
9. outALU, loadU3
10. clearMIconter

**XOR\_A\_B\_to\_A : 0xb1**

*Micro-instructions :*

1. enableXOR, loadALU, outA
2. outALU, loadA
3. clearMIconter

**XOR\_A\_to\_A : 0xb2**

*Micro-instructions :*

1. outA, loadB
2. enableXOR, loadALU, outA
3. outALU, loadA
4. clearMCounter

**XOR\_B\_to\_B : 0xb3**

*Micro-instructions :*

1. enableXOR, loadALU, outB
  2. outALU, loadB
  3. clearMCounter
-