Crappy CPU machine code equivalence

Antoine VIALLON

6 janvier 2020

Table des matières

1	Registers	•			•	•	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•			•	•	•	•	•	•	•	6
2	High level	i	ns	st	rı	ıc	ti	O 1	ns	3																						6
2.1	ABRT																															6
2.2	ADD																															7
2.3	AND																															7
2.4	CALL																															7
2.5	CLR																															7
2.6	CMP																															7
2.7	DISP																															7
2.8	HALT																															8
2.9	INC																															8
2.10	JMP																															8
2.11	JMPBIT .																															8
2.12	JMPEQ .																															8
2.13	JMPGE .																															8
2.14	JMPGT .																															8
2.15	JMPLE																															8
2.16	JMPLT																															8
2.17	JMPNEQ																															8
2.18	JMPPTR																															9
2.19	LEDTGL .																															9
	MOV																															9
2.21	NEG																															9
2.22	NOP																															9
2.23	NOT																															9
2.24	OR																															9
2.25	RET																															9
2.26	SHIFTL .																															10
2.27	SHIFTR .																															10
2.28	SLEEP																															10
2.29	SUB																															10
2.30	XOR																															10

3	Instru	ctions (low level)
3.1	default	· · · · · · · · · · · · · · · · · · ·
	3.1.1	default: 0x00
3.2	ADD .	
	3.2.1	ADD A to A: 0x01
	3.2.2	ADD A to U0:0x02
	3.2.3	ADD A to U1:0x03
	3.2.4	ADD A to U2:0x04
	3.2.5	ADD A to U3:0x05
	3.2.6	ADD A to mem: 0x06
	3.2.7	ADD B to A: 0x07
	3.2.8	ADD B to U0:0x08
	3.2.9	ADD_B_to_U1:0x09
	3.2.10	ADD B to U2:0x0a
	3.2.10 $3.2.11$	ADD B to U3:0x0b
	3.2.11 $3.2.12$	ADD U0 to A:0x0c
	3.2.12 $3.2.13$	ADD U0 to mem: 0x0d
	3.2.14	ADD_00_to_mem : 0x0d :
	3.2.14 $3.2.15$	ADD_U1_to_A . 0x0e
	3.2.16	ADD_U1_to_mem : 0x01
	3.2.10 $3.2.17$	
	3.2.18	ADD_U3_to_A: 0x12
	3.2.19	ADD_U3_to_mem: 0x13
	3.2.20	ADD_const_to_A: 0x14
	3.2.21	ADD_const_to_U0: 0x15
	3.2.22	ADD_const_to_U1 : 0x16
	3.2.23	ADD_const_to_U2: 0x17
	3.2.24	ADD_const_to_U3: 0x18
	3.2.25	ADD_const_to_const_in_A : 0x19
	3.2.26	ADD_const_to_mem : 0x1a
	3.2.27	ADD_mem_to_A: 0x1b
	3.2.28	ADD_mem_to_U0:0x1c
	3.2.29	ADD_mem_to_U1:0x1d
	3.2.30	ADD_mem_to_U2:0x1e
	3.2.31	ADD_mem_to_U3:0x1f
	3.2.32	ADD_mem_to_mem : 0x20
3.3		
	3.3.1	AND_A_B_to_itself: 0x21 16
	3.3.2	AND_U0_B_to_itself: 0x22 16
	3.3.3	AND_U1_B_to_itself: 0x23 16
	3.3.4	AND_U2_B_to_itself: 0x24 17
	3.3.5	AND_U3_B_to_itself: 0x25 17
3.4	CALL	
	3.4.1	CALL_addr: 0x26 17
3.5	CMP .	
	3.5.1	CMP_A_B: 0x27
	3.5.2	CMP_A_U0: 0x28
	3.5.3	CMP A U1:0x29
	3.5.4	CMP A U2:0x2a 18
	3.5.5	CMP_A_U3: 0x2b

A. Viallon Page 2/43

	3.5.6	CMP_A_const : 0x2c	18
	3.5.7	CMP_A_mem: 0x2d	18
	3.5.8	CMP_U0_A: 0x2e	19
	3.5.9		19
	3.5.10		19
	3.5.11		9
	3.5.12	_ _ _	9
	3.5.13		20
	3.5.14		20
	3.5.15		20
	3.5.16		20
	3.5.17		20
	3.5.18		21
	3.5.19		21
3.6	COPY		21
0.0	3.6.1		21
	3.6.2		21
	3.6.3		21
	3.6.4		21
	3.6.5		$\frac{1}{2}$
	3.6.6		$\frac{1}{2}$
	3.6.7		22
	3.6.8		22
	3.6.9		$\frac{2}{2}$
	3.6.10		22 22
			$\frac{22}{22}$
	3.6.11		
	3.6.12		22
	3.6.13		23
	3.6.14		23
	3.6.15	1	23
	3.6.16		23
	3.6.17		23
	3.6.18	1	23
	3.6.19		23
	3.6.20		23
	3.6.21	1	24
	3.6.22		24
			24
	3.6.24	·	24
	3.6.25		24
	3.6.26		24
	3.6.27		24
	3.6.28	COPY_mem_to_cmp: 0x55	25
3.7	DISPL	AY	25
	3.7.1	DISPLAY_A : 0x56	25
	3.7.2	DISPLAY_B: 0x57	25
	3.7.3		25
	3.7.4		25
	3.7.5		25
	3.7.6	DISPLAY_U3: 0x5b	25

A. Viallon Page 3/43

	3.7.7	DISPLAY mem: 0x5c
3.8	FAIL .	
	3.8.1	FAIL: 0x5d
3.9	HALT	
3.0	3.9.1	HALT: 0x5e
3 10	0.0	
0.10	3.10.1	INC A: 0x5f
	3.10.2	INC B: 0x60
	3.10.3	INC_U0: 0x61
	3.10.4	INC_U1: 0x62
	3.10.5	INC U2: 0x63
	3.10.6	INC U3: 0x64
	3.10.0 $3.10.7$	INC mem: 0x65
2 11	JMP .	
0.11	3.11.1	JMP const : 0x66
	3.11.1	JMP if eq: 0x67
	3.11.2	JMP if ge: 0x68
		JMP if gt: 0x69
	3.11.4	JMP if le: 0x6a
	3.11.5	
	3.11.6	JMP_if_lt : 0x6b
	3.11.7	JMP_if_neq: 0x6c
	3.11.8	JMP_ptr: 0x6d
	3.11.9	JMP_sel_bit_0: 0x6e
		JMP_sel_bit_1: 0x6f
		JMP_sel_bit_2:0x70 29
	3.11.12	
	3.11.13	
		JMP_sel_bit_5:0x73 29
		JMP_sel_bit_6:0x74 30
		JMP_sel_bit_7:0x75 30
3.12		30
	3.12.1	_ 0
3.13		30
	3.13.1	LOAD_const_to_A : 0x77
	3.13.2	LOAD_const_to_B : 0x78
	3.13.3	LOAD_const_to_U0:0x79 30
	3.13.4	LOAD_const_to_U1:0x7a 31
	3.13.5	LOAD_const_to_U2:0x7b
	3.13.6	LOAD_const_to_U3:0x7c 31
	3.13.7	LOAD_ptr_to_A: 0x7d 31
	3.13.8	LOAD_ptr_to_B: 0x7e 31
	3.13.9	LOAD_ptr_to_U0:0x7f
	3.13.10	LOAD ptr to U1:0x80
	3.13.11	LOAD ptr to U2:0x81 32
	3.13.12	LOAD_ptr_to_U3:0x82
3.14		
	3.14.1	NEG A: 0x83
	3.14.2	NEG B: 0x84
	3.14.3	NEG U0: 0x85
	3.14.4	NEG_U1: 0x86

A. Viallon Page 4/43

	3.14.5	NEG_U2:0x87 33
	3.14.6	NEG_U3:0x88 33
	3.14.7	NEG_mem: 0x89
3.15	NOP .	
	3.15.1	NOP: 0x8a
3.16	NOT .	
	3.16.1	NOT A: 0x8b
	3.16.2	NOT_B: 0x8c
	3.16.3	NOT_U0:0x8d 34
	3.16.4	NOT U1:0x8e
	3.16.5	NOT U2:0x8f
	3.16.6	NOT U3:0x90
3.17		
-	3.17.1	OR A B to itself: 0x91
	3.17.2	OR U0 B to itself: 0x92
	3.17.2	OR U1 B to itself: 0x93
	3.17.3	OR_U2 B to itself: 0x94
		OR_U2_B_to_itself: 0x94
	3.17.5	
3.18		
0.10	3.18.1	RET: 0x96
3.19	SHIFTI	
	3.19.1	SHIFTL_A: 0x97
	3.19.2	SHIFTL_B: 0x98
	3.19.3	SHIFTL_U0:0x99 36
	3.19.4	SHIFTL_U1:0x9a 36
	3.19.5	SHIFTL_U2:0x9b
	3.19.6	SHIFTL_U3: 0x9c
3.20	SHIFTI	36
	3.20.1	SHIFTR_A : 0x9d
	3.20.2	SHIFTR_B: 0x9e
	3.20.3	SHIFTR_U0:0x9f 37
	3.20.4	SHIFTR_U1:0xa0 37
	3.20.5	SHIFTR_U2:0xa1 37
	3.20.6	SHIFTR_U3: 0xa2
3.21	SLEEP	
	3.21.1	SLEEP A: 0xa3 37
	3.21.2	SLEEP B: 0xa4
	3.21.3	SLEEP_U0: 0xa5
	3.21.4	SLEEP U1: 0xa6
	3.21.5	SLEEP U2:0xa7
	3.21.6	SLEEP U3: 0xa8
	3.21.7	SLEEP const : 0xa9
	3.21.7	SLEEP mem: 0xaa
ว กา	STORE	_
ა.22	3.22.1	
		STORE_A_to_address: 0xab
	3.22.2	STORE_B_to_address: 0xac
	3.22.3	STORE_PCp1_to_address: 0xad
	3.22.4	STORE_U0_to_address: 0xae
	3.22.5	STORE_U1_to_address: 0xaf
	3.22.6	STORE_U2_to_address: 0xb0

A. Viallon Page 5/43

	3.22.7	STORE_U3_to_address: 0xb1 3	39
	3.22.8	STORE_const_to_address: 0xb2	10
3.23	SUB .		10
	3.23.1	SUB_A_to_A: 0xb3	40
	3.23.2	SUB_U0_to_A: 0xb4	40
	3.23.3	SUB_U1_to_A: 0xb5	40
	3.23.4	SUB_U2_to_A: 0xb6	10
	3.23.5	SUB_U3_to_A: 0xb7	11
	3.23.6	SUB_mem_to_A: 0xb8	11
	3.23.7	SUB_mem_to_U0: 0xb9	11
	3.23.8	SUB_mem_to_U1: 0xba	11
	3.23.9	SUB_mem_to_U2: 0xbb	12
	3.23.10	SUB_mem_to_U3: 0xbc	12
3.24	XOR .		12
	3.24.1	XOR_A_B_to_A: 0xbd	12
	3.24.2	XOR_A_to_A: 0xbe	42
	3.24.3	XOR_B_to_B: 0xbf	12
	3.24.4	XOR_U0_to_U0:0xc0	13
	3.24.5	XOR_U1_to_U1:0xc1	43
	3.24.6	XOR_U2_to_U2:0xc2	43
	3.24.7	XOR U3 to U3:0xc3	43

1 Registers

 $Available\ registers:$

- A: multi-purpose register. Is not overwriten quietly.
- B : work register. Used in many operations as a buffer
- U#: user registers. Will **never** be overwritten unless *explicitely* mentionned (see the instructions for more detail). There are only 4 of those currently.
- ret : not directly accessible. Used with CALL and RET
- cmp: not directly accessible. Used with CMP and JMPxxx
- disp: used to display something in decimal. Write-only.
- C : single bit register

2 High level instructions

2.1 ABRT

```
Set error bit and halt
```

- ABRT (size: 1, duration: 3)

A. Viallon Page 6/43

2.2 ADD

Add a value from a register/memory address/const to a register or a memory address and save it in register $\cal A$

```
ADD A, U# (size: 1, duration: 6)
ADD R, B (size: 1, duration: 5)
ADD R, A (size: 1, duration: 6)
ADD R, @OxHH (size: 2, duration: 9)
ADD R, #OxHH (size: 2, duration: 7)
ADD @OxHH, @OxHH (size: 3, duration: 13)
ADD @OxHH, R (size: 2, duration: 9)
ADD #OxHH, #OxHH (size: 3, duration: 9)
ADD @OxHH, #OxHH (size: 3, duration: 10)
```

2.3 AND

```
AND two registers, save the result to the first operand — AND R, B (size: 1, duration: 5)
```

2.4 CALL

Jump to specified address and save current PC in Ret register. Useful for subroutines.

```
— CALL #0xHH (size : 2, duration : 7)
```

— CLR @OxHH (size: 3, duration: 11)

2.5 CLR

2.6 CMP

```
Clear a register/mem address. Clears B if parameter is an address

— CLR A (size: 1, duration: 6)

— CLR U# (size: 1, duration: 6)
```

Compare two values (substracts them) and store the result in CMP register. Overwrites B.

```
CMP R, @0xHH (size: 2, duration: 12)
CMP A, B (size: 1, duration: 8)
CMP A, U# (size: 1, duration: 8)
CMP R, #0xHH (size: 2, duration: 10)
CMP U#, A (size: 1, duration: 8)
CMP R (size: 1, duration: 4)
CMP @0xHH (size: 2, duration: 7)
```

2.7 DISP

 $Display\ a\ value\ contained\ in\ specified\ register/memory\ address\ as\ an\ unsigned\ integer.$

```
DISP R (size: 1, duration: 4)DISP @OxHH (size: 1, duration: 7)
```

A. Viallon Page 7/43

2.8 HALT

```
Halt the CPU
— HALT (size: 1, duration: 3)
```

2.9 INC

```
Increment register or value at memory address
```

```
— INC R (size: 1, duration: 5)
```

— INC @OxHH (size : 2, duration : 8)

2.10 JMP

```
Go to specified address
```

- JMP @0xHH (size : 2, duration : 7)
- JMP #0xHH (size : 2, duration : 5)

2.11 JMPBIT

```
Go to specified address if selected bit of comparison register is 1.
```

```
— JMPBIT %b, #0xHH (size : 2, duration : 6)
```

2.12 **JMPEQ**

```
Go to specified address if comparison register is zero.
```

```
— JMPEQ #0xHH (size : 2, duration : 6)
```

2.13 **JMPGE**

```
Go to specified address if comparison register is positive (or zero).
```

```
— JMPGE #0xHH (size : 2, duration : 6)
```

2.14 JMPGT

```
Go to specified address if comparison register is strictly positive.
```

```
— JMPGT #0xHH (size : 2, duration : 6)
```

2.15 **JMPLE**

```
Go to specified address if comparison register is negative or zero.
```

```
— JMPLE #0xHH (size : 2, duration : 6)
```

2.16 JMPLT

```
Go\ to\ specified\ address\ if\ comparison\ register\ is\ strictly\ negative.
```

```
— JMPLT #0xHH (size : 2, duration : 6)
```

2.17 JMPNEQ

```
Go to specified address if comparison register is NOT zero.
```

```
— JMPNEQ #0xHH (size : 2, duration : 6)
```

A. Viallon Page 8/43

2.18 **JMPPTR**

```
Go to address value at memory address.

— JMPPTR @OxHH (size : 2, duration : 7)
```

2.19 LEDTGL

```
Toggle led. Useful for debugging.
— LEDTGL (size: 1, duration: 4)
```

$2.20 \quad MOV$

Move a value from a register/memory address/const to a register or a memory address

```
MOV A, R (size: 1, duration: 4)
MOV B, R (size: 1, duration: 4)
MOV U#, A (size: 1, duration: 4)
MOV U#, B (size: 1, duration: 4)
MOV R, @OxHH (size: 2, duration: 7)
MOV R, #OxHH (size: 2, duration: 5)
MOV @OxHH, R (size: 2, duration: 6)
MOV @OxHH, @OxHH (size: 3, duration: 10)
MOV @OxHH, #OxHH (size: 3, duration: 7)
```

2.21 NEG

Compute two's complement of register/memory (useful for substractions), and store result in itself.

```
NEG R (size: 1, duration: 6)NEG @OxHH (size: 2, duration: 9)
```

2.22 NOP

```
Go to next address
— NOP (size: 1, duration: 3)
```

2.23 NOT

```
Invert bit by bit register, and store result in itself
— NOT R (size : 1, duration : 5)
```

2.24 OR

```
OR two registers, save the result to the first operand
— OR A, B (size: 1, duration: 5)
— OR U#, B (size: 1, duration: 5)
```

2.25 RET

```
Revert PC to value saved in Ret register. Use with CALL.

— RET (size: 1, duration: 4)
```

A. Viallon Page 9/43

```
2.26 SHIFTL
```

```
Shift register to the left
— SHIFTL R (size: 1, duration: 5)
```

2.27 SHIFTR

```
Shift register to the right
— SHIFTR R (size: 1, duration: 5)
```

2.28 SLEEP

```
Pause clock for specified amount of ticks
```

- SLEEP R (size: 1, duration: 4)
- SLEEP #0xHH (size: 1, duration: 5)
- SLEEP @OxHH (size: 1, duration: 7)

2.29 SUB

Sub a value from a memory/register to register A and save it in register A. Overwrites B.

```
— SUB R, QOxHH (size : 2, duration : 12)
```

— SUB A, R (size : 1, duration : 9)

2.30 XOR

XOR two registers, save the result to the first operand

- XOR A, B (size: 1, duration: 5)
- XOR A, A (size: 1, duration: 6)
- XOR U#, U# (size : 1, duration : 6)

3 Instructions (low level)

3.1 default

3.1.1 default: 0x00

Micro-instructions:

1. outPC, loadRAM

2. outRAM, loadInstruction, incPC

3.2 ADD

3.2.1 ADD_A_to_A: 0x01

 ${\it Micro-instructions}$:

1. outA, loadB

3. outALU, loadA

2. enableAdd, loadALU, outA

4. clearMIcounter

A. Viallon Page 10/43

3.2.2 ADD_A_to_U0: 0x02

 ${\it Micro-instructions}$:

- 1. outA, loadB
- 2. enableAdd, loadALU, outU0
- 3. outALU, loadU0
- 4. clearMIcounter

$3.2.3 \quad ADD_A_to_U1:0x03$

 ${\it Micro-instructions}:$

- 1. outA, loadB
- 2. enableAdd, loadALU, outU1
- 3. outALU, loadU1
- 4. clearMIcounter

3.2.4 ADD_A_to_U2: 0x04

Micro-instructions:

- 1. outA, loadB
- 2. enableAdd, loadALU, outU2
- 3. outALU, loadU2
- 4. clearMIcounter

3.2.5 ADD_A_to_U3: 0x05

Micro-instructions:

- 1. outA, loadB
- 2. enableAdd, loadALU, outU3
- 3. outALU, loadU3
- 4. clearMIcounter

3.2.6 ADD_A_to_mem: 0x06

 ${\it Micro-instructions}:$

- $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$
- 2. outRAM, loadMemAddr, incPC
- $3.\ {\tt loadRAM}, {\tt outMemAddr}$
- $4. \ \mathtt{outRAM}, \, \mathtt{loadB}$

- 5. enableAdd, loadALU, outA
- 6. outALU, storeRAM
- 7. clearMIcounter

$3.2.7 \quad ADD_B_to_A: 0x07$

 $Micro\mbox{-}instructions:$

- 1. enableAdd, loadALU, outA
- $2. \ \mathtt{outALU}, \, \mathtt{loadA}$

3. clearMIcounter

A. Viallon Page 11/43

3.2.8 ADD_B_to_U0:0x08

 ${\it Micro-instructions}$:

1. enableAdd, loadALU, outU0

2. outALU, loadU0

3. clearMIcounter

3.2.9 ADD_B_to_U1:0x09

 ${\it Micro-instructions}$:

1. enableAdd, loadALU, outU1

2. outALU, loadU1

3. clearMIcounter

3.2.10 ADD_B_to_U2: 0x0a

Micro-instructions:

1. enableAdd, loadALU, outU2

3. clearMIcounter

2. outALU, loadU2

3.2.11 ADD_B_to_U3: 0x0b

 ${\it Micro-instructions}$:

1. enableAdd, loadALU, outU3

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU3}$

3.2.12 ADD_U0_to_A: 0x0c

Micro-instructions:

 $1. \ \mathtt{outU0}, \, \mathtt{loadB}$

 $3. \ \mathtt{outALU}, \, \mathtt{loadA}$

 $2. \ {\tt enableAdd}, \, {\tt loadALU}, \, {\tt outA}$

4. clearMIcounter

3.2.13 ADD_U0_to_mem: 0x0d

 ${\it Micro-instructions}$:

1. outPC, loadRAM

5. enableAdd, loadALU, outU0

2. outRAM, loadMemAddr, incPC

6. outALU, storeRAM

 $3. \ {\tt loadRAM}, \, {\tt outMemAddr}$

 $4. \ \mathtt{outRAM}, \, \mathtt{loadB}$

7. clearMIcounter

A. Viallon Page 12/43

3.2.14 ADD_U1_to_A: 0x0e

 ${\it Micro-instructions}$:

- $1. \ \mathtt{outU1}, \, \mathtt{loadB} \qquad \qquad 3. \ \mathtt{outALU}, \, \mathtt{loadA}$
- 2. enableAdd, loadALU, outA 4. clearMIcounter

$3.2.15 \quad ADD_U1_to_mem: \texttt{0x0f}$

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM 5. enableAdd, loadALU, outU1
- 2. outRAM, loadMemAddr, incPC 6. outALU, storeRAM
- 4. outRAM, loadB 7. clearMIcounter

3.2.16 ADD_U2_to_A: 0x10

3. loadRAM, outMemAddr

Micro-instructions:

- 1. outU2, loadB 3. outALU, loadA
- 2. enableAdd, loadALU, outA 4. clearMIcounter

3.2.17 ADD_U2_to_mem: 0x11

Micro-instructions:

- 1. outPC, loadRAM 5. enableAdd, loadALU, outU2
- 2. outRAM, loadMemAddr, incPC 6. outALU, storeRAM
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB 7. clearMIcounter

$3.2.18 \quad ADD_U3_to_A: 0x12$

Micro-instructions:

- 1. outU3, loadB 3. outALU, loadA
- 2. enableAdd, loadALU, outA 4. clearMIcounter

3.2.19 ADD_U3_to_mem: 0x13

 ${\it Micro-instructions}:$

- 1. outPC, loadRAM 5. enableAdd, loadALU, outU3
- 2. outRAM, loadMemAddr, incPC 6. outALU, storeRAM 3. loadRAM, outMemAddr
- 4. outRAM, loadB 7. clearMIcounter

3.2.20 ADD_const_to_A: 0x14

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM 4. outALU, loadA
- 2. outRAM, loadB, incPC
- 3. enableAdd, loadALU, outA 5. clearMIcounter

3.2.21 ADD_const_to_U0: 0x15

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM 4. outALU, loadU0
- $2. \ \mathtt{outRAM}, \, \mathtt{loadB}, \, \mathtt{incPC}$
- 3. enableAdd, loadALU, outUO 5. clearMIcounter

3.2.22 ADD_const_to_U1:0x16

Micro-instructions:

- 1. outPC, loadRAM 4. outALU, loadU1
- 2. outRAM, loadB, incPC
- 3. enableAdd, loadALU, outU1 5. clearMIcounter

3.2.23 ADD_const_to_U2:0x17

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM 4. outALU, loadU2
- $2. \ \mathtt{outRAM}, \, \mathtt{loadB}, \, \mathtt{incPC}$
- 3. enableAdd, loadALU, outU2 5. clearMIcounter

3.2.24 ADD_const_to_U3: 0x18

 $Micro\mbox{-}instructions:$

- 1. outPC, loadRAM 4. outALU, loadU3
- $2. \ \mathtt{outRAM}, \ \mathtt{loadB}, \ \mathtt{incPC}$
- 3. enableAdd, loadALU, outU3 5. clearMIcounter

3.2.25 ADD_const_to_const_in_A: 0x19

Micro-instructions:

- 1. outPC, loadRAM 5. enableAdd, loadALU, outA
- 2. outRAM, loadA, incPC
- 3. outPC, loadRAM
 6. outALU, loadA
- 4. outRAM, loadB, incPC 7. clearMIcounter

A. Viallon Page 14/43

3.2.26 ADD_const_to_mem: 0x1a

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB
- 5. outPC, loadRAM

- enableAdd, loadALU, outRAM, incPC
- 7. outALU, storeRAM
- 8. clearMIcounter

3.2.27 ADD_mem_to_A: 0x1b

Micro-instructions:

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \, \mathtt{loadMemAddr}, \, \mathtt{incPC}$
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outA
- 6. outALU, loadA
- 7. clearMIcounter

$3.2.28 \quad ADD_mem_to_U0: \texttt{0x1c}$

Micro-instructions:

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- $3. \ {\tt loadRAM}, \, {\tt outMemAddr}$
- $4. \ \mathtt{outRAM}, \, \mathtt{loadB}$

- 5. enableAdd, loadALU, outU0
- 6. outALU, loadU0
- 7. clearMIcounter

3.2.29 ADD_mem_to_U1:0x1d

Micro-instructions:

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB

- $5. \ \mathtt{enableAdd}, \ \mathtt{loadALU}, \ \mathtt{outU1}$
- 6. outALU, loadU1
- 7. clearMIcounter

3.2.30 ADD_mem_to_U2: 0x1e

Micro-instructions:

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- loadRAM, outMemAddr
 outRAM, loadB
- 5. enableAdd, loadALU, outU2
- 6. outALU, loadU2
- 7. clearMIcounter

A. Viallon Page 15/43

3.2.31 ADD_mem_to_U3: 0x1f

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM 5. enableAdd, loadALU, outU3
- 2. outRAM, loadMemAddr, incPC 6. outALU, loadU3
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB 7. clearMIcounter

3.2.32 ADD_mem_to_mem: 0x20

Micro-instructions:

- 1. outPC, loadRAM 7. outMemAddr, loadRAM
- 2. outRAM, loadMemAddr 8. outRAM, loadB, incPC
- 3. outMemAddr, loadRAM 9. loadALU, enableAdd, outA
- 4. outRAM, loadA, incPC 9. loadALO, enableAdd, outR
- 5. outPC, loadRAM 10. outALU, storeRAM 6. outRAM, loadMemAddr 11. clearMIcounter

3.3 AND

3.3.1 AND_A_B_to_itself: 0x21

Micro-instructions:

- 1. enableAND, loadALU, outA 3. clearMIcounter
- 2. outALU, loadA

3.3.2 AND_U0_B_to_itself: 0x22

Micro-instructions:

- 1. enableAND, loadALU, outU0 3. clearMIcounter
- 2. outALU, loadU0

3.3.3 AND_U1_B_to_itself: 0x23

 ${\it Micro-instructions}$:

- 1. enableAND, loadALU, outU1 3. clearMIcounter
- $2. \ \mathtt{outALU}, \ \mathtt{loadU1}$

A. Viallon Page 16/43

3.3.4 AND_U2_B_to_itself: 0x24

 ${\it Micro-instructions}$:

- 1. enableAND, loadALU, outU2
 - ib, iodanio, odoo
- 3. clearMIcounter

2. outALU, loadU2

3.3.5 AND_U3_B_to_itself: 0x25

Micro-instructions:

- 1. enableAND, loadALU, outU3
- 2. outALU, loadU3

3. clearMIcounter

3.4 CALL

3.4.1 CALL_addr: 0x26

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- $3. \ \mathtt{outPC}, \ \mathtt{loadRet}$

- 4. loadPC, cond_always, outMemAddr
- 5. clearMIcounter

3.5 CMP

3.5.1 CMP_A_B: 0x27

 ${\it Micro-instructions}$:

- $1. \ \mathtt{outB}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- 5. outALU, loadCmp
- 6. clearMIcounter

3.5.2 CMP_A_U0: 0x28

 ${\it Micro-instructions}$:

- 1. outU0, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- $5. \ \mathtt{outALU}, \ \mathtt{loadCmp}$
- 6. clearMIcounter

A. Viallon Page 17/43

3.5.3 CMP_A_U1: 0x29

Micro-instructions:

- 1. outU1, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- 5. outALU, loadCmp
- 6. clearMIcounter

3.5.4 CMP_A_U2: 0x2a

Micro-instructions:

- 1. outU2, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- 5. outALU, loadCmp
- 6. clearMIcounter

$3.5.5 \text{ CMP}_A_U3:0x2b$

 ${\it Micro-instructions}$:

- 1. outU3, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- 5. outALU, loadCmp
- 6. clearMIcounter

3.5.6 CMP_A_const: 0x2c

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- $3. \ \mathtt{outB}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- $4. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 5. outALU, loadB
- 6. enableAdd, loadALU, outA
- 7. outALU, loadCmp
- 8. clearMIcounter

3.5.7 CMP_A_mem: 0x2d

 ${\it Micro-instructions}:$

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 4. outRAM, loadB
- $5. \ \, {\tt outB}, \, {\tt enableNOT}, \, {\tt loadALU}$
- 6. outALU, enableInc, loadALU
- 7. outALU, loadB
- 8. enableAdd, loadALU, outA
- 9. outALU, loadCmp
- 10. clearMIcounter

A. Viallon Page 18/43

3.5.8 CMP_U0_A: 0x2e

 ${\it Micro-instructions}$:

- 1. outA, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outU0
- 5. outALU, loadCmp
- 6. clearMIcounter

3.5.9 CMP_U0_const : 0x2f

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- 3. outB, enableNOT, loadALU
- 4. outALU, enableInc, loadALU
- 5. outALU, loadB
- 6. enableAdd, loadALU, outU0
- 7. outALU, loadCmp
- 8. clearMIcounter

3.5.10 CMP_U0_mem: 0x30

 ${\it Micro-instructions}$:

- $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 4. outRAM, loadB
- $5. \ \mathtt{outB}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- 6. outALU, enableInc, loadALU
- 7. outALU, loadB
- 8. enableAdd, loadALU, outU0
- 9. outALU, loadCmp
- 10. clearMIcounter

3.5.11 CMP_U1_A: 0x31

Micro-instructions:

- $1. \ \mathtt{outA}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outU1
- 5. outALU, loadCmp
- 6. clearMIcounter

3.5.12 CMP_U1_const : 0x32

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- $3. \ \mathtt{outB}, \, \mathtt{enableNOT}, \, \mathtt{loadALU}$
- 4. outALU, enableInc, loadALU
- 5. outALU, loadB
- 6. enableAdd, loadALU, outU1
- 7. outALU, loadCmp
- $8. \ {\tt clearMIcounter}$

A. Viallon Page 19/43

3.5.13 CMP_U1_mem: 0x33

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 4. outRAM, loadB
- 5. outB, enableNOT, loadALU
- 6. outALU, enableInc, loadALU
- 7. outALU, loadB
- 8. enableAdd, loadALU, outU1
- 9. outALU, loadCmp
- 10. clearMIcounter

3.5.14 CMP_U2_A: 0x34

 ${\it Micro-instructions}:$

- 1. outA, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- $4. \ \mathtt{enableAdd}, \ \mathtt{loadALU}, \ \mathtt{outU2}$
- 5. outALU, loadCmp
- 6. clearMIcounter

3.5.15 CMP_U2_const : 0x35

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- 3. outB, enableNOT, loadALU
- $4. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 5. outALU, loadB
- 6. enableAdd, loadALU, outU2
- 7. outALU, loadCmp
- 8. clearMIcounter

3.5.16 CMP_U2_mem: 0x36

Micro-instructions:

- $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- $4. \ \mathtt{outRAM}, \, \mathtt{loadB}$
- $5. \ \mathtt{outB}, \, \mathtt{enableNOT}, \, \mathtt{loadALU}$
- 6. outALU, enableInc, loadALU
- 7. outALU, loadB
- 8. enableAdd, loadALU, outU2
- 9. outALU, loadCmp
- 10. clearMIcounter

3.5.17 CMP_U3_A: 0x37

 ${\it Micro-instructions}:$

- $1. \ \mathtt{outA}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 3. outALU, loadB

- 4. enableAdd, loadALU, outU3
- 5. outALU, loadCmp
- 6. clearMIcounter

A. Viallon Page 20/43

3.5.18 CMP_U3_const: 0x38

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- $3. \, \, {\tt outB}, \, {\tt enableNOT}, \, {\tt loadALU}$
- 4. outALU, enableInc, loadALU
- 5. outALU, loadB
- 6. enableAdd, loadALU, outU3
- 7. outALU, loadCmp
- 8. clearMIcounter

3.5.19 CMP_U3_mem: 0x39

 ${\it Micro-instructions}:$

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 4. outRAM, loadB
- 5. outB, enableNOT, loadALU
- $6. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 7. outALU, loadB
- 8. enableAdd, loadALU, outU3
- 9. outALU, loadCmp
- 10. clearMIcounter

3.6 COPY

3.6.1 COPY: 0x3a

 ${\it Micro-instructions}:$

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- $3. \ \mathtt{outMemAddr}, \ \mathtt{loadRAM}$
- 4. outRAM, loadB

- 5. outPC, loadRAM
- 6. outRAM, loadMemAddr, incPC
- 7. storeRAM, outB
- 8. clearMIcounter

3.6.2 COPY_A_to_A: 0x3b

 ${\it Micro-instructions}$:

1. outA, loadA

2. clearMIcounter

3.6.3 COPY_A_to_B: 0x3c

 ${\it Micro-instructions}$:

1. outA, loadB

2. clearMIcounter

3.6.4 COPY_A_to_U0: 0x3d

 ${\it Micro-instructions}$:

 $1. \ \mathtt{outA}, \ \mathtt{loadU0}$

 $2. \ {\tt clearMIcounter}$

A. Viallon Page 21/43

3.6.5 COPY_A_to_U1: 0x3e ${\it Micro-instructions}$: outA, loadU1 2. clearMIcounter 3.6.6 COPY_A_to_U2: 0x3f ${\it Micro-instructions}$: 2. clearMIcounter outA, loadU2 $3.6.7 \quad COPY_A_to_U3: 0x40$ ${\it Micro-instructions}:$ 1. outA, loadU3 2. clearMIcounter 3.6.8 COPY_A_to_cmp: 0x41 ${\it Micro-instructions}$: 1. outA, loadCmp 2. clearMIcounter $3.6.9 \quad COPY_B_to_A: \texttt{0x42}$ ${\it Micro-instructions}$: 1. outB, loadA 2. clearMIcounter 3.6.10 COPY_B_to_B: 0x43 ${\it Micro-instructions}:$ 2. clearMIcounter 1. outB, loadB 3.6.11 COPY_B_to_U0: 0x44 Micro-instructions:1. outB, loadU0 2. clearMIcounter $3.6.12 \quad COPY_B_to_U1: 0x45$ ${\it Micro-instructions}:$ 1. outB, loadU1 2. clearMIcounter

A. Viallon Page 22/43

 ${\it Micro-instructions}$: 1. outB, loadU2 2. clearMIcounter 3.6.14 COPY_B_to_U3: 0x47 ${\it Micro-instructions}$: 2. clearMIcounter 1. outB, loadU3 3.6.15 COPY_B_to_cmp: 0x48 ${\it Micro-instructions}:$ 1. outB, loadCmp 2. clearMIcounter 3.6.16 COPY_U0_to_A: 0x49 ${\it Micro-instructions}$: 1. outUO, loadA 2. clearMIcounter $3.6.17 \quad COPY_U0_to_B: \texttt{0x4a}$ ${\it Micro-instructions}$: 1. outUO, loadB 2. clearMIcounter 3.6.18 COPY_U0_to_cmp: 0x4b ${\it Micro-instructions}:$ 2. clearMIcounter 1. outU0, loadCmp 3.6.19 COPY_U1_to_A: 0x4c Micro-instructions: outU1, loadA 2. clearMIcounter $3.6.20 \quad COPY_U1_to_B: \texttt{0x4d}$ ${\it Micro-instructions}:$ 2. clearMIcounter 1. outU1, loadB

3.6.13 COPY_B_to_U2: 0x46

A. Viallon Page 23/43

3.6.21 COPY_U1_to_cmp: 0x4e ${\it Micro-instructions}$: 1. outU1, loadCmp 2. clearMIcounter 3.6.22 COPY_U2_to_A: 0x4f Micro-instructions:2. clearMIcounter $1. \ \mathtt{outU2}, \, \mathtt{loadA}$ 3.6.23 COPY_U2_to_B: 0x50 ${\it Micro-instructions}:$ 1. outU2, loadB 2. clearMIcounter $3.6.24 \quad COPY_U2_to_cmp: \texttt{0x51}$ ${\it Micro-instructions}$: 1. outU2, loadCmp 2. clearMIcounter $3.6.25 \quad COPY_U3_to_A: 0x52$ Micro-instructions:1. outU3, loadA 2. clearMIcounter 3.6.26 COPY_U3_to_B: 0x53 ${\it Micro-instructions}:$ 1. outU3, loadB 2. clearMIcounter 3.6.27 COPY_U3_to_cmp: 0x54

Micro-instructions:

1. outU3, loadCmp

A. Viallon Page 24/43

2. clearMIcounter

3.6.28 COPY_mem_to_cmp: 0x55 ${\it Micro-instructions}$: 1. outPC, loadRAM

2. outRAM, loadMemAddr, incPC

 $3. \ \mathtt{outMemAddr}, \ \mathtt{loadRAM}$

5. clearMIcounter

4. outRAM, loadCmp

3.7 DISPLAY

3.7.1 DISPLAY_A : 0x56

 ${\it Micro-instructions}:$

 $1. \ \mathtt{outA}, \ \mathtt{loadDisplay}$

2. clearMIcounter

3.7.2 DISPLAY_B: 0x57

 ${\it Micro-instructions}$:

1. outB, loadDisplay

2. clearMIcounter

3.7.3 DISPLAY_U0: 0x58

 ${\it Micro-instructions}$:

1. outUO, loadDisplay

2. clearMIcounter

3.7.4 DISPLAY_U1: 0x59

 ${\it Micro-instructions}$:

1. outU1, loadDisplay

2. clearMIcounter

3.7.5 DISPLAY_U2: 0x5a

Micro-instructions:

1. outU2, loadDisplay

2. clearMIcounter

3.7.6 DISPLAY U3: 0x5b

Micro-instructions:

1. outU3, loadDisplay

2. clearMIcounter

A. Viallon Page 25/43

3.7.7 DISPLAY_mem: 0x5c

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. loadRAM, outMemAddr
- 4. outRAM, loadDisplay
- 5. clearMIcounter

3.8 FAIL

3.8.1 FAIL: 0x5d

 ${\it Micro-instructions}$:

1. error, halt

3.9 HALT

3.9.1 HALT: 0x5e

Micro-instructions:

1. halt

3.10 INC

3.10.1 INC_A: 0x5f

 ${\it Micro-instructions}$:

- 1. outA, enableInc, loadALU
- 2. outALU, loadA

3. clearMIcounter

3.10.2 INC_B: 0x60

 ${\it Micro-instructions}$:

- $1. \ \mathtt{outB}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 3. clearMIcounter

2. outALU, loadB

3.10.3 INC_U0: 0x61

 ${\it Micro-instructions}:$

- $1. \ \mathtt{outU0}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU0}$

A. Viallon Page 26/43

3.10.4 INC_U1: 0x62

 ${\it Micro-instructions}$:

- 1. outU1, enableInc, loadALU
- 2. outALU, loadU1

3. clearMIcounter

3.10.5 INC_U2: 0x63

Micro-instructions:

- 1. outU2, enableInc, loadALU
- 2. outALU, loadU2

3. clearMIcounter

3.10.6 INC_U3: 0x64

Micro-instructions:

- 1. outU3, enableInc, loadALU
- 2. outALU, loadU3

3. clearMIcounter

3.10.7 INC_mem: 0x65

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- $3. \ \mathtt{outMemAddr}, \, \mathtt{loadRAM}$
- 4. outRAM, enableInc, loadALU
- 5. outALU, storeRAM
- $6. \ {\tt clearMIcounter}$

3.11 JMP

$3.11.1 \quad JMP_const: 0x66$

 ${\it Micro-instructions}:$

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadPC}, \ \mathtt{cond_always}$
- 3. clearMIcounter

3.11.2 JMP_if_eq: 0x67

Micro-instructions:

1. outPC, loadRAM

outRAM, loadPC, cond_null

 $2.\ {\tt incPC}$

4. clearMIcounter

A. Viallon Page 27/43

3.11.3 JMP_if_ge: 0x68

 ${\it Micro-instructions}$:

1. outPC, loadRAM cond_null

2. incPC

3. outRAM, loadPC, cond_pos, 4. clearMIcounter

3.11.4 JMP_if_gt: 0x69

 ${\it Micro-instructions}:$

1. outPC, loadRAM cond_not_null

 $2. \; {\tt incPC}$

3. outRAM, loadPC, cond_pos, 4. clearMIcounter

3.11.5 JMP_if_le: 0x6a

Micro-instructions:

1. outPC, loadRAM cond_null

 $2.\ {\tt incPC}$

3. outRAM, loadPC, cond_neg, 4. clearMIcounter

3.11.6 JMP_if_lt: 0x6b

 ${\it Micro-instructions}$:

1. outPC, loadRAM cond_not_null

 $2.\ {\tt incPC}$

3. outRAM, loadPC, cond_neg, 4. clearMIcounter

3.11.7 JMP_if_neq: 0x6c

Micro-instructions:

1. outPC, loadRAM invert_cond

 $2.\ {\tt incPC}$

3. outRAM, loadPC, cond_null, 4. clearMIcounter

$3.11.8 \quad JMP_ptr: 0x6d$

Micro-instructions:

1. outPC, loadRAM 4. outRAM, loadPC, cond_always

 $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}$

3. outMemAddr, loadRAM 5. clearMIcounter

A. Viallon Page 28/43

3.11.9 JMP_sel_bit_0: 0x6e

 ${\it Micro-instructions}$:

1. outPC, loadRAM 3. outRAM, loadPC, cond_selected_bit

2. incPC 4. clearMIcounter

$3.11.10 \quad JMP_sel_bit_1:0x6f$

 ${\it Micro-instructions}$:

1. outPC, loadRAM selector0

2. incPC

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.11.11 JMP_sel_bit_2:0x70

 ${\it Micro-instructions}$:

1. outPC, loadRAM selector1

 $2.\ {\tt incPC}$

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.11.12 JMP_sel_bit_3:0x71

 ${\it Micro-instructions}:$

1. outPC, loadRAM selector0, selector1

 $2.\ \mathtt{incPC}$

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.11.13 JMP_sel_bit_4:0x72

 ${\it Micro-instructions}:$

1. outPC, loadRAM selector2

 $2.\ {\tt incPC}$

 $3. \ \mathtt{outRAM}, \mathtt{loadPC}, \mathtt{cond_selected_bit}, \qquad 4. \ \mathtt{clearMIcounter}$

$3.11.14 \quad JMP_sel_bit_5: 0x73$

Micro-instructions:

1. outPC, loadRAM selector2

 $2.\ \mathtt{incPC}$

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

A. Viallon Page 29/43

3.11.15 JMP_sel_bit_6: 0x74

 ${\it Micro-instructions}$:

1. outPC, loadRAM selector1, selector2

2. incPC

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.11.16 JMP_sel_bit_7:0x75

 ${\it Micro-instructions}:$

1. outPC, loadRAM selector0, selector1, selector2

 $2. \; {\tt incPC}$

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.12 LED

3.12.1 LED_tgl: 0x76

Micro-instructions:

1. flipLed 2. clearMIcounter

3.13 LOAD

3.13.1 LOAD_const_to_A : 0x77

 $Micro\mbox{-}instructions:$

1. outPC, loadRAM 3. clearMIcounter

 $2. \ \mathtt{outRAM}, \ \mathtt{loadA}, \ \mathtt{incPC}$

3.13.2 LOAD_const_to_B: 0x78

Micro-instructions:

1. outPC, loadRAM 3. clearMIcounter

2. outRAM, loadB, incPC

3.13.3 LOAD_const_to_U0: 0x79

Micro-instructions:

1. outPC, loadRAM 3. clearMIcounter

 $2. \ \mathtt{outRAM}, \ \mathtt{loadUO}, \ \mathtt{incPC}$

A. Viallon Page 30/43

3.13.4 LOAD_const_to_U1: 0x7a

 ${\it Micro-instructions}$:

1. outPC, loadRAM 3. clearMIcounter

2. outRAM, loadU1, incPC

$3.13.5 \quad LOAD_const_to_U2:0x7b$

 ${\it Micro-instructions}$:

1. outPC, loadRAM 3. clearMIcounter

2. outRAM, loadU2, incPC

3.13.6 LOAD_const_to_U3: 0x7c

Micro-instructions:

1. outPC, loadRAM 3. clearMIcounter

2. outRAM, loadU3, incPC

3.13.7 LOAD_ptr_to_A : 0x7d

 ${\it Micro-instructions}:$

1. outPC, loadRAM 4. outRAM, loadA

 $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$

 $3. \ \mathtt{outMemAddr}, \ \mathtt{loadRAM} \qquad \qquad 5. \ \mathtt{clearMIcounter}$

$3.13.8 \quad LOAD_ptr_to_B : 0x7e$

 ${\it Micro-instructions}:$

1. outPC, loadRAM 4. outRAM, loadB

2. outRAM, loadMemAddr, incPC

3. outMemAddr, loadRAM 5. clearMIcounter

$3.13.9 \quad LOAD_ptr_to_U0:0x7f$

 ${\it Micro-instructions}$:

1. outPC, loadRAM 4. outRAM, loadU0

 $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$

3. outMemAddr, loadRAM 5. clearMIcounter

A. Viallon Page 31/43

$3.13.10 \quad LOAD_ptr_to_U1: \texttt{0x80}$

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM 4. outRAM, loadU1
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM 5. clearMIcounter

3.13.11 LOAD_ptr_to_U2: 0x81

Micro-instructions:

- 1. outPC, loadRAM 4. outRAM, loadU2
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- 3. outMemAddr, loadRAM 5. clearMIcounter

3.13.12 LOAD_ptr_to_U3: 0x82

Micro-instructions:

- 1. outPC, loadRAM 4. outRAM, loadU3
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM 5. clearMIcounter

3.14 NEG

3.14.1 NEG_A: 0x83

Micro-instructions:

- 1. outA, enableNOT, loadALU 3. outALU, loadA
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU} \qquad \qquad 4. \ \mathtt{clearMIcounter}$

3.14.2 NEG_B: 0x84

Micro-instructions:

- 1. outB, enableNOT, loadALU 3. outALU, loadB 2. outALU, enableInc, loadALU 4. clearMIcounter
- 3.14.3 NEG_U0: 0x85

Micro-instructions:

outU0, enableNOT, loadALU
 outALU, enableInc, loadALU
 clearMIcounter

A. Viallon Page 32/43

3.14.4 NEG_U1: 0x86

 ${\it Micro-instructions}$:

- 1. outU1, enableNOT, loadALU
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- outALU, loadU1
- 4. clearMIcounter

3.14.5 NEG_U2: 0x87

 ${\it Micro-instructions}:$

- 1. outU2, enableNOT, loadALU
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 3. outALU, loadU2
- 4. clearMIcounter

3.14.6 NEG_U3: 0x88

Micro-instructions:

- 1. outU3, enableNOT, loadALU
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 3. outALU, loadU3
- 4. clearMIcounter

3.14.7 NEG_mem: 0x89

Micro-instructions:

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}$
- $3. \ \mathtt{outMemAddr}, \, \mathtt{loadRAM}, \, \mathtt{incPC}$
- $4. \ \mathtt{outRAM}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- 5. outALU, enableInc, loadALU
- $6. \ \mathtt{outALU}, \, \mathtt{storeRAM}$
- 7. clearMIcounter

3.15 NOP

3.15.1 NOP: 0x8a

Micro-instructions:

1. clearMIcounter

3.16 NOT

3.16.1 NOT_A: 0x8b

 ${\it Micro-instructions}$:

- $1. \ \mathtt{enableNOT}, \ \mathtt{loadALU}, \ \mathtt{outA}$
- $2. \ \mathtt{outALU}, \ \mathtt{loadA}$

3. clearMIcounter

A. Viallon Page 33/43

3.16.2 NOT_B: 0x8c

 ${\it Micro-instructions}$:

- 1. enableNOT, loadALU, outB
- 3. clearMIcounter

2. outALU, loadB

3.16.3 NOT_U0: 0x8d

Micro-instructions:

- 1. enableNOT, loadALU, outUO
- 3. clearMIcounter

2. outALU, loadU0

3.16.4 NOT_U1: 0x8e

Micro-instructions:

- 1. enableNOT, loadALU, outU1
- 3. clearMIcounter

2. outALU, loadU1

3.16.5 NOT_U2: 0x8f

Micro-instructions:

- 1. enableNOT, loadALU, outU2
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU2}$

3.16.6 NOT_U3: 0x90

 ${\it Micro-instructions}$:

- 1. enableNOT, loadALU, outU3
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU3}$

3.17 OR

3.17.1 OR_A_B_to_itself: 0x91

 ${\it Micro-instructions}:$

- 1. enableOR, loadALU, outA
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \, \mathtt{loadA}$

A. Viallon Page 34/43

3.17.2 OR_U0_B_to_itself: 0x92

 ${\it Micro-instructions}$:

1. enableOR, loadALU, outU0

3. clearMIcounter

2. outALU, loadU0

3.17.3 OR_U1_B_to_itself: 0x93

Micro-instructions:

1. enableOR, loadALU, outU1

3. clearMIcounter

2. outALU, loadU1

3.17.4 OR_U2_B_to_itself: 0x94

 ${\it Micro-instructions}$:

 $1. \ \mathtt{enableOR}, \, \mathtt{loadALU}, \, \mathtt{outU2}$

3. clearMIcounter

2. outALU, loadU2

3.17.5 OR_U3_B_to_itself: 0x95

 ${\it Micro-instructions}$:

1. enableOR, loadALU, outU3

3. clearMIcounter

2. outALU, loadU3

3.18 RET

3.18.1 RET: 0x96

 ${\it Micro-instructions}$:

1. outRet, loadPC, cond_always

2. clearMIcounter

3.19 **SHIFTL**

3.19.1 SHIFTL_A: 0x97

 ${\it Micro-instructions}$:

1. outA, enableSHIFTL, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \, \mathtt{loadA}$

A. Viallon Page 35/43

3.19.2 SHIFTL_B: 0x98

 ${\it Micro-instructions}$:

1. outB, enableSHIFTL, loadALU

3. clearMIcounter

2. outALU, loadB

3.19.3 SHIFTL_U0: 0x99

Micro-instructions:

1. outU0, enableSHIFTL, loadALU

3. clearMIcounter

2. outALU, loadU0

3.19.4 SHIFTL_U1: 0x9a

Micro-instructions:

1. outU1, enableSHIFTL, loadALU

3. clearMIcounter

2. outALU, loadU1

3.19.5 SHIFTL_U2: 0x9b

 $Micro\mbox{-}instructions:$

1. outU2, enableSHIFTL, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU2}$

3.19.6 SHIFTL_U3: 0x9c

 ${\it Micro-instructions}$:

1. outU3, enableSHIFTL, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU3}$

3.20 SHIFTR

3.20.1 SHIFTR_A: 0x9d

Micro-instructions:

1. outA, enableSHIFTR, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \, \mathtt{loadA}$

A. Viallon Page 36/43

3.20.2 SHIFTR_B: 0x9e

 ${\it Micro-instructions}$:

1. outB, enableSHIFTR, loadALU

3. clearMIcounter

2. outALU, loadB

3.20.3 SHIFTR_U0: 0x9f

Micro-instructions:

1. outU0, enableSHIFTR, loadALU

3. clearMIcounter

2. outALU, loadU0

3.20.4 SHIFTR_U1: 0xa0

Micro-instructions:

1. outU1, enableSHIFTR, loadALU

3. clearMIcounter

2. outALU, loadU1

3.20.5 SHIFTR_U2: 0xa1

 $Micro\mbox{-}instructions:$

1. outU2, enableSHIFTR, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU2}$

3.20.6 SHIFTR_U3: 0xa2

 ${\it Micro-instructions}$:

1. outU3, enableSHIFTR, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU3}$

3.21 SLEEP

3.21.1 SLEEP_A: 0xa3

 ${\it Micro-instructions}:$

 $1. \ \mathtt{outA}, \ \mathtt{loadSleep}, \ \mathtt{incPC}$

2. clearMIcounter

$3.21.2 \quad {\tt SLEEP_B:0xa4}$

 ${\it Micro-instructions}$:

 $1. \ \mathtt{outB}, \ \mathtt{loadSleep}, \ \mathtt{incPC}$

2. clearMIcounter

A. Viallon Page 37/43

3.21.3 SLEEP_U0: 0xa5

 ${\it Micro-instructions}$:

1. outU0, loadSleep, incPC

2. clearMIcounter

3.21.4 SLEEP_U1: 0xa6

Micro-instructions:

 $1. \ \mathtt{outU1}, \ \mathtt{loadSleep}, \ \mathtt{incPC}$

2. clearMIcounter

3.21.5 SLEEP_U2: 0xa7

Micro-instructions:

1. outU2, loadSleep, incPC

2. clearMIcounter

3.21.6 SLEEP_U3: 0xa8

Micro-instructions:

1. outU3, loadSleep, incPC

2. clearMIcounter

3.21.7 SLEEP_const: 0xa9

 ${\it Micro-instructions}$:

1. outPC, loadRAM

3. clearMIcounter

 $2. \ \mathtt{outRAM}, \ \mathtt{loadSleep}, \ \mathtt{incPC}$

3.21.8 SLEEP_mem: 0xaa

 ${\it Micro-instructions}$:

 $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$

4. outRAM, loadSleep

 $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$

3. loadRAM, outMemAddr

5. clearMIcounter

3.22 STORE

${\bf 3.22.1 \quad STORE_A_to_address:0xab}$

 ${\it Micro-instructions}$:

 $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$

3. storeRAM, outA

 $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$

4. clearMIcounter

A. Viallon Page 38/43

3.22.2 STORE_B_to_address: 0xac

 ${\it Micro-instructions}$:

outPC, loadRAM
 outRAM, loadMemAddr, incPC
 clearMIcounter

3.22.3 STORE_PCp1_to_address: 0xad

Micro-instructions:

outPC, loadRAM
 outRAM, loadMemAddr, incPC
 clearMIcounter

3.22.4 STORE_U0_to_address: 0xae

Micro-instructions:

outPC, loadRAM
 outRAM, loadMemAddr, incPC
 clearMIcounter

3.22.5 STORE_U1_to_address: 0xaf

Micro-instructions:

1. outPC, loadRAM 3. storeRAM, outU1
2. outRAM, loadMemAddr, incPC 4. clearMIcounter

${\bf 3.22.6 \quad STORE_U2_to_address:0xb0}$

 ${\it Micro-instructions}:$

1. outPC, loadRAM 3. storeRAM, outU2
2. outRAM, loadMemAddr, incPC 4. clearMIcounter

3.22.7 STORE_U3_to_address: 0xb1

Micro-instructions:

outPC, loadRAM
 outRAM, loadMemAddr, incPC
 d. storeRAM, outU3
 d. clearMIcounter

A. Viallon Page 39/43

3.22.8 STORE_const_to_address: 0xb2

Micro-instructions:

1. outPC, loadRAM

- 4. storeRAM, outRAM, incPC
- 2. outRAM, loadMemAddr, incPC
- 3. outPC, loadRAM

5. clearMIcounter

3.23 SUB

3.23.1 SUB_A_to_A: 0xb3

 ${\it Micro-instructions}$:

- 1. outA, loadB
- 2. outB, enableNOT, loadALU
- 3. outALU, enableInc, loadALU
- 4. outALU, loadB

- $5. \ \mathtt{enableAdd}, \, \mathtt{loadALU}, \, \mathtt{outA}$
- 6. outALU, loadA
- 7. clearMIcounter

3.23.2 SUB_U0_to_A: 0xb4

 ${\it Micro-instructions}$:

- 1. outU0, loadB
- 2. outB, enableNOT, loadALU
- 3. outALU, enableInc, loadALU
- 4. outALU, loadB

- 5. enableAdd, loadALU, outA
- 6. outALU, loadA
- 7. clearMIcounter

3.23.3 SUB_U1_to_A: 0xb5

Micro-instructions:

- 1. outU1, loadB
- $2. \ \, {\tt outB}, \, {\tt enableNOT}, \, {\tt loadALU}$
- $3. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 4. outALU, loadB

- 5. enableAdd, loadALU, outA
- 6. outALU, loadA
- 7. clearMIcounter

3.23.4 SUB_U2_to_A: 0xb6

Micro-instructions:

- 1. outU2, loadB
- 2. outB, enableNOT, loadALU
- 3. outALU, enableInc, loadALU
- 4. outALU, loadB

- 5. enableAdd, loadALU, outA
- 6. outALU, loadA
- 7. clearMIcounter

A. Viallon Page 40/43

3.23.5 SUB_U3_to_A: 0xb7

 ${\it Micro-instructions}$:

1. outU3, loadB

2. outB, enableNOT, loadALU

3. outALU, enableInc, loadALU

4. outALU, loadB

5. enableAdd, loadALU, outA

6. outALU, loadA

7. clearMIcounter

3.23.6 SUB_mem_to_A: 0xb8

Micro-instructions:

1. outPC, loadRAM

2. outRAM, loadMemAddr, incPC

3. outMemAddr, loadRAM

4. outRAM, loadB

5. outB, enableNOT, loadALU

6. outALU, enableInc, loadALU

7. outALU, loadB

8. enableAdd, loadALU, outA

 $9. \ \mathtt{outALU}, \, \mathtt{loadA}$

10. clearMIcounter

3.23.7 SUB_mem_to_U0: 0xb9

Micro-instructions:

1. outPC, loadRAM

 $2. \ \mathtt{outRAM}, \, \mathtt{loadMemAddr}, \, \mathtt{incPC}$

 $3. \ \mathtt{outMemAddr}, \ \mathtt{loadRAM}$

 $4. \ \mathtt{outRAM}, \, \mathtt{loadB}$

5. outB, enableNOT, loadALU

6. outALU, enableInc, loadALU

7. outALU, loadB

8. enableAdd, loadALU, outU0

 $9. \ \mathtt{outALU}, \ \mathtt{loadU0}$

10. clearMIcounter

$3.23.8 \quad SUB_mem_to_U1: 0xba$

 ${\it Micro-instructions}$:

1. outPC, loadRAM

2. outRAM, loadMemAddr, incPC

 $3. \ \mathtt{outMemAddr}, \, \mathtt{loadRAM}$

4. outRAM, loadB

 $5. \ \mathtt{outB}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$

6. outALU, enableInc, loadALU

7. outALU, loadB

8. enableAdd, loadALU, outU1

 $9. \ \mathtt{outALU}, \ \mathtt{loadU1}$

10. clearMIcounter

A. Viallon Page 41/43

3.23.9 SUB_mem_to_U2: 0xbb

Micro-instructions:

- 1. outPC, loadRAM 6. outALU, enableInc, loadALU
- 2. outRAM, loadMemAddr, incPC 7. outALU, loadB
- 3. outMemAddr, loadRAM 8. enableAdd, loadALU, outU2
- 4. outRAM, loadB 9. outALU, loadU2
- 5. outB, enableNOT, loadALU 10. clearMIcounter

3.23.10 SUB_mem_to_U3: 0xbc

Micro-instructions:

- 1. outPC, loadRAM 6. outALU, enableInc, loadALU
- 2. outRAM, loadMemAddr, incPC 7. outALU, loadB
- 3. outMemAddr, loadRAM 8. enableAdd, loadALU, outU3
- $4. \ \mathtt{outRAM}, \, \mathtt{loadB} \qquad \qquad 9. \ \mathtt{outALU}, \, \mathtt{loadU3}$
- 5. outB, enableNOT, loadALU 10. clearMIcounter

3.24 XOR

$3.24.1 \quad XOR_A_B_to_A: 0xbd$

 ${\it Micro-instructions}:$

- 1. enableXOR, loadALU, outA 3. clearMIcounter
- $2. \ \mathtt{outALU}, \, \mathtt{loadA}$

$3.24.2 \quad XOR_A_to_A: Oxbe$

 ${\it Micro-instructions}$:

- 1. outA, loadB 3. outALU, loadA
- 2. enableXOR, loadALU, outA 4. clearMIcounter

3.24.3 XOR_B_to_B: 0xbf

Micro-instructions:

- 1. enableXOR, loadALU, outB 3. clearMIcounter
- $2. \ \mathtt{outALU}, \, \mathtt{loadB}$

A. Viallon Page 42/43

$3.24.4 \quad XOR_U0_to_U0: \texttt{0xc0}$

 ${\it Micro-instructions}$:

- outU0, loadB
 outALU, loadU0
 enableXOR, loadALU, outU0
 clearMIcounter
- 3.24.5 XOR_U1_to_U1:0xc1

 ${\it Micro-instructions}$:

- outU1, loadB
 outALU, loadU1
 enableXOR, loadALU, outU1
 clearMIcounter
- $3.24.6 \quad XOR_U2_to_U2: \texttt{0xc2}$

 $Micro\mbox{-}instructions:$

- outU2, loadB
 outALU, loadU2
 enableXOR, loadALU, outU2
 clearMIcounter
- $3.24.7 \quad XOR_U3_to_U3:0xc3$

 ${\it Micro-instructions}$:

outU3, loadB
 outALU, loadU3
 enableXOR, loadALU, outU3
 clearMIcounter

Generated using Marktex

A. Viallon Page 43/43