# Crappy CPU machine code equivalence

# Antoine VIALLON

# $10~{\rm janvier}~2020$

# Table des matières

1	Registers	•	•	•		•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	 •	 •	•	•	•	•	•	•	•	5
2	High level	in	$\mathbf{st}$	rı	ıct	ic	n	$\mathbf{s}$														 									6
2.1	ABRT																														6
2.2	ADD																														6
2.3	AND																														6
2.4	CALL																														6
2.5	CLR																														6
2.6	CMP																														7
2.7	DISP																														7
2.8	HALT																														7
2.9	INC																														7
2.10																															7
2.11	JMPBIT .																														7
2.12	JMPEQ .																														7
2.13	JMPGE .																														7
2.14	JMPGT .																														8
2.15	JMPLE																														8
2.16	JMPLT																														8
2.17	JMPNEQ																														8
2.18	JMPPTR																														8
2.19	LEDTGL .																														8
2.20	MOV																														8
2.21	NEG																														8
2.22	NOP																														9
2.23	NOT																														9
2.24	OR																														9
2.25	RET																														9
																															9
2.27																															9
	SLEEP																														9
2.29	SUB																														9
2.30	XOR																														9

3		ctions (low level)
3.1	default	
	3.1.1	default: 0x00
3.2	ADD .	10
	3.2.1	ADD A to A:0x01
	3.2.2	ADD A to U0:0x02
	3.2.3	ADD A to U1:0x03
	3.2.4	ADD A to U2:0x04
	3.2.5	ADD A to U3:0x05
	3.2.6	ADD A to mem: 0x06
	3.2.7	ADD B to A: 0x07
	3.2.8	ADD B to U0:0x08
	3.2.9	ADD_B_to_U1:0x09
	3.2.9 $3.2.10$	ADD B to U2:0x0a
	3.2.10 $3.2.11$	ADD_B_to_U3:0x0b
	3.2.11 $3.2.12$	ADD_U0_to_A : 0x0c
	-	
	3.2.13	ADD_U0_to_mem: 0x0d
	3.2.14	ADD_U1_to_A : 0x0e
	3.2.15	ADD_U1_to_mem : 0x0f
	3.2.16	ADD_U2_to_A: 0x10
	3.2.17	ADD_U2_to_mem : 0x11
	3.2.18	ADD_U3_to_A: 0x12
	3.2.19	ADD_U3_to_mem : 0x13
	3.2.20	ADD_const_to_A : 0x14
	3.2.21	ADD_const_to_U0: 0x15
	3.2.22	ADD_const_to_U1:0x16
	3.2.23	ADD_const_to_U2: 0x17
	3.2.24	ADD_const_to_U3:0x18
	3.2.25	ADD_const_to_const_in_A : 0x19
	3.2.26	ADD_const_to_mem: 0x1a
	3.2.27	ADD_mem_to_A: 0x1b
	3.2.28	ADD_mem_to_U0:0x1c
	3.2.29	ADD_mem_to_U1:0x1d
	3.2.30	ADD_mem_to_U2:0x1e
	3.2.31	ADD mem to U3:0x1f
	3.2.32	ADD_mem_to_mem: 0x20 15
3.3	AND .	
		AND_A_B_to_itself: 0x21
	3.3.2	AND U0 B to itself: 0x22
	3.3.3	AND U1 B to itself: 0x23
	3.3.4	AND U2 B to itself: 0x24
	3.3.5	AND U3 B to itself: 0x25
3.4	CALL	
0.1	3.4.1	CALL addr: 0x26
3.5	CMP .	
5.5	3.5.1	CMP A B: 0x27
	3.5.1	CMP A U0:0x28
	3.5.2	CMP A U1:0x29
		CMP A U2:0x2a
	3.5.4	<del>_</del> _
	3.5.5	$CMP\_A\_U3 : 0x2b \dots 17$

A. Viallon Page 2/37

	3.5.6	CMP_A_const : 0x2c	17
	3.5.7	CMP A mem: 0x2d	18
	3.5.8	CMP_U0_A: 0x2e	18
	3.5.9		18
	3.5.10		18
	3.5.11	<del>_</del>	18
	3.5.12		9
	3.5.13		19
	3.5.14		19
	3.5.15		19
	3.5.16		19
	3.5.17		20
	3.5.18		20
	3.5.19		20
3.6	COPY		20
5.0	3.6.1		20
	3.6.2		20 20
	3.6.2		21
	3.6.4		21
	3.6.5		21 21
	3.6.6		21 21
	3.6.7		21
	3.6.8	1	21
	3.6.9		21
	3.6.10		21
	3.6.11		22
	3.6.12		22
	3.6.13		22
	3.6.14		22
	3.6.15	1	22
	3.6.16		22
	3.6.17		22
	3.6.18	1	22
	3.6.19		23
	3.6.20		23
	3.6.21	·	23
	3.6.22		23
	3.6.23	COPY_U2_to_B: 0x50	23
	3.6.24	COPY_U2_to_cmp: 0x51	23
	3.6.25	COPY_U3_to_A: 0x52	23
	3.6.26	COPY_U3_to_B: 0x53	23
	3.6.27	COPY_U3_to_cmp: 0x54	24
	3.6.28	COPY_mem_to_cmp: 0x55	24
3.7	DISPL	AY	24
	3.7.1		24
	3.7.2	DISPLAY_B: 0x57	24
	3.7.3	DISPLAY_U0:0x58	24
	3.7.4	<del>_</del>	24
	3.7.5		24
	3.7.6	<del>_</del>	25

A. Viallon Page 3/37

	3.7.7	DISPLAY_mem: 0x5c
3.8		
0.0	3.8.1	FAIL: 0x5d
3.9		
0.0	3.9.1	HALT: 0x5e
2 10		
5.10	3.10.1	
		<del>-</del>
	3.10.2	<del>_</del>
	3.10.3	INC_U0: 0x61
	3.10.4	INC_U1: 0x62
	3.10.5	INC_U2: 0x63
	3.10.6	INC_U3: 0x64
	3.10.7	INC_mem: 0x65 20
3.11	JMP .	20
	3.11.1	JMP_const : 0x66
	3.11.2	JMP_if_eq: 0x67
	3.11.3	JMP if ge: 0x68
	3.11.4	JMP_if_gt: 0x69
	3.11.5	JMP_if_le: 0x6a
	3.11.6	JMP_if_lt: 0x6b
	3.11.7	JMP_if_neq: 0x6c
	3.11.8	JMP_ptr: 0x6d
	3.11.9	JMP_sel_bit_0: 0x6e
	-	JMP sel bit 1:0x6f
		JMP_sel_bit_2: 0x70
		JMP_sel_bit_3:0x71
		JMP_sel_bit_4: 0x72
		JMP_sel_bit_5:0x73 29
		JMP_sel_bit_6: 0x74 29
		JMP_sel_bit_7:0x75 29
3.12	LED .	
	3.12.1	LED_tgl: 0x76 29
3.13	LOAD	29
	3.13.1	LOAD_const_to_A : 0x77
	3.13.2	LOAD const to B:0x78
	3.13.3	LOAD const to U0:0x79 30
	3.13.4	LOAD const to U1:0x7a 30
		LOAD_const_to_U2:0x7b 30
		LOAD const to U3:0x7c
		LOAD_ptr_to_A : 0x7d
		LOAD_ptr_to_B : 0x7e
		LOAD_ptr_to_U0 : 0x7f
		LOAD_ptr_to_U1: 0x80
		LOAD_ptr_to_U2:0x81
0 1 4		LOAD_ptr_to_U3: 0x82
3.14		3
	3.14.1	NEG_A: 0x83
	3.14.2	NEG_B: 0x84
		NEG_U0: 0x85
	3.14.4	NEG_U1:0x86 35

A. Viallon Page 4/37

3.14.5	NEG_U2:0x87	32
3.14.6	NEG_U3:0x88	32
3.14.7	NEG_mem: 0x89	32
3.15 NOP		32
3.15.1	NOP: 0x8a	32
3.16 NOT		33
3.16.1	NOT_A: 0x8b	33
3.16.2	NOT_B: 0x8c	33
3.16.3	_	33
3.16.4	NOT_U1:0x8e	33
3.16.5	NOT_U2:0x8f	33
3.16.6	NOT_U3:0x90	33
3.17 OR .		34
3.17.1		34
3.17.2	OR_U0_B_to_itself: 0x92	34
3.17.3		34
3.17.4	OR_U2_B_to_itself: 0x94	34
3.17.5	OR_U3_B_to_itself: 0x95	34
3.18 RET		34
3.18.1		34
3.19 SHIFT		35
3.19.1	<del>_</del>	35
3.19.2		35
3.19.3	SHIFTL_U0: 0x99	35
3.19.4	_	35
3.19.5	<del>_</del>	35
3.19.6	<del>_</del>	35
	R	36
3.20.1	<del></del>	36
3.20.2	SHIFTR_B: 0x9e	36
3.20.3	$SHIFTR\_U0: Ox9f$	36
3.20.4	SHIFTR_U1:0xa0	36
3.20.5	SHIFTR_U2:0xa1	36
3.20.6	<del>_</del>	36
3.21 SLEEF		37
3.21.1		37
3.21.2	_	37
3.21.3	<del></del>	37
3.21.4	<del>_</del>	37
3.21.5	<del>_</del>	37
3.21.6	<del>_</del>	37
3.21.7	SLEEP_const: 0xa9	37

#### Registers 1

 $Available\ registers:$ 

A: multi-purpose register. Is not overwriten quietly.
B: work register. Used in many operations as a buffer

A. Viallon Page 5/37

- U#: user registers. Will **never** be overwritten unless *explicitely* mentionned (see the instructions for more detail). There are only 4 of those currently.
- ret : not directly accessible. Used with CALL and RET
- cmp: not directly accessible. Used with CMP and JMPxxx
- disp: used to display something in decimal. Write-only.
- C: single bit register

# 2 High level instructions

#### 2.1 ABRT

```
Set error bit and halt
— ABRT (size: 1, duration: 3)
```

#### 2.2 ADD

Add a value from a register/memory address/const to a register or a memory address and save it in register A

```
ADD A, U# (size: 1, duration: 6)
ADD R, B (size: 1, duration: 5)
ADD R, A (size: 1, duration: 6)
ADD R, @OxHH (size: 2, duration: 9)
ADD R, #OxHH (size: 2, duration: 7)
ADD @OxHH, @OxHH (size: 3, duration: 13)
ADD @OxHH, R (size: 2, duration: 9)
ADD #OxHH, #OxHH (size: 3, duration: 9)
ADD @OxHH, #OxHH (size: 3, duration: 10)
```

#### 2.3 AND

```
AND two registers, save the result to the first operand — AND R, B (size: 1, duration: 5)
```

#### 2.4 CALL

Jump to specified address and save current PC in Ret register. Useful for subroutines.

```
— CALL #0xHH (size: 2, duration: 8)
```

#### 2.5 CLR

```
Clear a register/mem address. Clears B if parameter is an address
```

```
    CLR A (size: 1, duration: 6)
    CLR U# (size: 1, duration: 6)
    CLR @OxHH (size: 3, duration: 11)
```

A. Viallon Page 6/37

#### 2.6 CMP

Compare two values (substracts them) and store the result in CMP register. Overwrites B.

```
CMP R, @OxHH (size: 2, duration: 12)
CMP A, B (size: 1, duration: 8)
CMP A, U# (size: 1, duration: 8)
CMP R, #0xHH (size: 2, duration: 10)
CMP U#, A (size: 1, duration: 8)
CMP R (size: 1, duration: 4)
CMP @OxHH (size: 2, duration: 7)
```

#### 2.7 DISP

 $Display\ a\ value\ contained\ in\ specified\ register/memory\ address\ as\ an\ unsigned\ integer.$ 

```
DISP R (size: 1, duration: 4)DISP @OxHH (size: 1, duration: 7)
```

### 2.8 HALT

```
Halt the CPU
— HALT (size: 1, duration: 3)
```

#### 2.9 INC

Increment register or value at memory address

```
INC R (size: 1, duration: 5)INC @OxHH (size: 2, duration: 8)
```

#### 2.10 JMP

```
Go to specified address

— JMP @OxHH (size : 2, duration : 7)

— JMP #OxHH (size : 2, duration : 5)
```

### 2.11 JMPBIT

```
Go to specified address if selected bit of comparison register is 1.

— JMPBIT %b, #0xHH (size : 2, duration : 6)
```

### 2.12 **JMPEQ**

```
Go to specified address if comparison register is zero.

— JMPEQ #0xHH (size : 2, duration : 6)
```

#### 2.13 **JMPGE**

```
Go to specified address if comparison register is positive (or zero).

— JMPGE #0xHH (size : 2, duration : 6)
```

A. Viallon Page 7/37

#### 2.14 JMPGT

```
Go to specified address if comparison register is strictly positive.

— JMPGT #0xHH (size : 2, duration : 6)
```

#### 2.15 **JMPLE**

```
Go to specified address if comparison register is negative or zero.

— JMPLE #0xHH (size : 2, duration : 6)
```

#### 2.16 JMPLT

```
Go to specified address if comparison register is strictly negative.

— JMPLT #0xHH (size : 2, duration : 6)
```

### 2.17 **JMPNEQ**

```
Go to specified address if comparison register is NOT zero.

— JMPNEQ #0xHH (size : 2, duration : 6)
```

#### 2.18 JMPPTR

```
Go to address value at memory address.

— JMPPTR @OxHH (size : 2, duration : 7)
```

#### 2.19 **LEDTGL**

```
Toggle led. Useful for debugging.
— LEDTGL (size: 1, duration: 4)
```

#### $2.20 \quad MOV$

Move a value from a register/memory address/const to a register or a memory address

```
MOV A, R (size: 1, duration: 4)
MOV B, R (size: 1, duration: 4)
MOV U#, A (size: 1, duration: 4)
MOV U#, B (size: 1, duration: 4)
MOV R, @OxHH (size: 2, duration: 7)
MOV R, #OxHH (size: 2, duration: 5)
MOV @OxHH, R (size: 2, duration: 6)
MOV @OxHH, @OxHH (size: 3, duration: 10)
MOV @OxHH, #OxHH (size: 3, duration: 7)
```

### 2.21 NEG

Compute two's complement of register/memory (useful for substractions), and store result in itself.

```
NEG R (size: 1, duration: 6)NEG @OxHH (size: 2, duration: 9)
```

A. Viallon Page 8/37

```
2.22 NOP
```

```
Go to next address
— NOP (size: 1, duration: 3)
```

#### 2.23 NOT

```
Invert bit by bit register, and store result in itself
— NOT R (size : 1, duration : 5)
```

### 2.24 OR

```
OR two registers, save the result to the first operand
```

```
— OR A, B (size: 1, duration: 5)
```

```
— OR U#, B (size : 1, duration : 5)
```

### 2.25 RET

```
Revert PC to value saved in Ret register. Use with CALL.

— RET (size: 1, duration: 6)
```

#### ,

#### 2.26 SHIFTL

```
Shift register to the left
— SHIFTL R (size: 1, duration: 5)
```

### 2.27 SHIFTR

```
Shift register to the right
— SHIFTR R (size: 1, duration: 5)
```

### 2.28 SLEEP

```
Pause clock for specified amount of ticks
```

```
— SLEEP R (size: 1, duration: 4)
```

— SLEEP #0xHH (size : 1, duration : 5)

— SLEEP @OxHH (size: 1, duration: 7)

#### 2.29 SUB

Sub a value from a memory/register to register A and save it in register A. Overwrites B.

```
— SUB R, QOxHH (size : 2, duration : 12)
```

— SUB A, R (size: 1, duration: 9)

#### 2.30 XOR

XOR two registers, save the result to the first operand

```
— XOR A, B (size: 1, duration: 5)
```

- XOR A, A (size: 1, duration: 6)
- XOR U#, U# (size : 1, duration : 6)

A. Viallon Page 9/37

# 3 Instructions (low level)

### 3.1 default

#### 3.1.1 default: 0x00

Micro-instructions:

 $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$ 

 $2. \ \mathtt{outRAM}, \ \mathtt{loadInstruction}, \ \mathtt{incPC}$ 

### 3.2 ADD

### 3.2.1 ADD\_A\_to\_A: 0x01

Micro-instructions:

1. outA, loadB

3. outALU, loadA

2. enableAdd, loadALU, outA

4. clearMIcounter

### $3.2.2 \quad ADD\_A\_to\_U0:0x02$

 ${\it Micro-instructions}$  :

1. outA, loadB

3. outALU, loadU0

2. enableAdd, loadALU, outU0

4. clearMIcounter

### $3.2.3 \quad ADD\_A\_to\_U1:0x03$

 ${\it Micro-instructions}$  :

 $1. \ \mathtt{outA}, \, \mathtt{loadB}$ 

 $3. \ \mathtt{outALU}, \ \mathtt{loadU1}$ 

 $2. \ \mathtt{enableAdd}, \ \mathtt{loadALU}, \ \mathtt{outU1}$ 

4. clearMIcounter

### $3.2.4 \quad ADD\_A\_to\_U2:0x04$

 ${\it Micro-instructions}$ :

 $1. \ \mathtt{outA}, \, \mathtt{loadB}$ 

 $3. \ \mathtt{outALU}, \ \mathtt{loadU2}$ 

2. enableAdd, loadALU, outU2

4. clearMIcounter

#### 3.2.5 ADD\_A\_to\_U3: 0x05

Micro-instructions:

1. outA, loadB

3. outALU, loadU3

 $2. \ \mathtt{enableAdd}, \, \mathtt{loadALU}, \, \mathtt{outU3}$ 

4. clearMIcounter

A. Viallon Page 10/37

#### $3.2.6 \quad ADD\_A\_to\_mem: 0x06$

 ${\it Micro-instructions}$  :

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outA
- $6. \ \mathtt{outALU}, \, \mathtt{storeRAM}$
- 7. clearMIcounter

#### 3.2.7 ADD\_B\_to\_A: 0x07

Micro-instructions:

- 1. enableAdd, loadALU, outA
- 2. outALU, loadA

3. clearMIcounter

### 3.2.8 ADD\_B\_to\_U0:0x08

 ${\it Micro-instructions}$  :

- $1. \ \mathtt{enableAdd}, \ \mathtt{loadALU}, \ \mathtt{outU0}$
- $2. \ \mathtt{outALU}, \ \mathtt{loadU0}$

3. clearMIcounter

### 3.2.9 ADD\_B\_to\_U1:0x09

 ${\it Micro-instructions}:$ 

- 1. enableAdd, loadALU, outU1
- 2. outALU, loadU1

3. clearMIcounter

### 3.2.10 ADD\_B\_to\_U2: 0x0a

 ${\it Micro-instructions}:$ 

- 1. enableAdd, loadALU, outU2
- i. eliabieada, loadalo, outc
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU2}$ 

### 3.2.11 ADD\_B\_to\_U3:0x0b

Micro-instructions:

- 1. enableAdd, loadALU, outU3
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU3}$ 

A. Viallon Page 11/37

#### 3.2.12 ADD\_U0\_to\_A: 0x0c

 ${\it Micro-instructions}$  :

- 1. outU0, loadB
- 2. enableAdd, loadALU, outA
- 3. outALU, loadA
- 4. clearMIcounter

### 3.2.13 ADD\_U0\_to\_mem: 0x0d

 ${\it Micro-instructions}$  :

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- $3. \ {\tt loadRAM}, \, {\tt outMemAddr}$
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outU0
- 6. outALU, storeRAM
- 7. clearMIcounter

#### 3.2.14 ADD\_U1\_to\_A: 0x0e

 ${\it Micro-instructions}$  :

1. outU1, loadB

- 3. outALU, loadA
- 2. enableAdd, loadALU, outA
- 4. clearMIcounter

#### 3.2.15 ADD\_U1\_to\_mem: 0x0f

Micro-instructions:

- 1. outPC, loadRAM
- outRAM, loadMemAddr, incPC
   loadRAM, outMemAddr
- 4. outRAM, loadB

- $5. \ \mathtt{enableAdd}, \, \mathtt{loadALU}, \, \mathtt{outU1}$
- 6. outALU, storeRAM
- 7. clearMIcounter

### 3.2.16 ADD\_U2\_to\_A: 0x10

 ${\it Micro-instructions}:$ 

- 1. outU2, loadB
- 2. enableAdd, loadALU, outA
- 3. outALU, loadA
- 4. clearMIcounter

### 3.2.17 ADD\_U2\_to\_mem: 0x11

 ${\it Micro-instructions}$  :

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- $3. \ {\tt loadRAM}, \, {\tt outMemAddr}$
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outU2
- 6. outALU, storeRAM
- 7. clearMIcounter

A. Viallon Page 12/37

#### 3.2.18 ADD\_U3\_to\_A: 0x12

 ${\it Micro-instructions}$ :

- 1. outU3, loadB 3. outALU, loadA
- 2. enableAdd, loadALU, outA 4. clearMIcounter

### 3.2.19 ADD\_U3\_to\_mem: 0x13

 ${\it Micro-instructions}$  :

- 1. outPC, loadRAM 5. enableAdd, loadALU, outU3
- 2. outRAM, loadMemAddr, incPC 6. outALU, storeRAM 6. outALU, storeRAM
- 4. outRAM, loadB 7. clearMIcounter

#### $3.2.20 \quad ADD\_const\_to\_A: 0x14$

 ${\it Micro-instructions}:$ 

- 1. outPC, loadRAM 4. outALU, loadA
- 2. outRAM, loadB, incPC
- 3. enableAdd, loadALU, outA 5. clearMIcounter

### $3.2.21 \quad ADD\_const\_to\_U0: \texttt{0x15}$

Micro-instructions:

- 1. outPC, loadRAM 4. outALU, loadU0
- 2. outRAM, loadB, incPC
- 3. enableAdd, loadALU, outUO 5. clearMIcounter

#### 3.2.22 ADD\_const\_to\_U1: 0x16

 ${\it Micro-instructions}$ :

- 1. outPC, loadRAM 4. outALU, loadU1
- 2. outRAM, loadB, incPC
- 3. enableAdd, loadALU, outU1 5. clearMIcounter

### 3.2.23 ADD\_const\_to\_U2: 0x17

 ${\it Micro-instructions}$  :

- 1. outPC, loadRAM 4. outALU, loadU2
- $2. \ \mathtt{outRAM}, \, \mathtt{loadB}, \, \mathtt{incPC}$
- 3. enableAdd, loadALU, outU2 5. clearMIcounter

A. Viallon Page 13/37

#### 3.2.24 ADD\_const\_to\_U3: 0x18

 ${\it Micro-instructions}$ :

- 1. outPC, loadRAM 4. outALU, loadU3
- 2. outRAM, loadB, incPC
- 3. enableAdd, loadALU, outU3 5. clearMIcounter

### 3.2.25 ADD\_const\_to\_const\_in\_A: 0x19

Micro-instructions:

- 1. outPC, loadRAM 5. enableAdd, loadALU, outA
- 2. outRAM, loadA, incPC3. outPC, loadRAM6. outALU, loadA
- 4. outRAM, loadB, incPC 7. clearMIcounter

#### 3.2.26 ADD\_const\_to\_mem: 0x1a

Micro-instructions:

- $1. \ \mathtt{outPC}, \ \mathtt{loadRAM} \qquad \qquad 6. \ \mathtt{enableAdd}, \quad \mathtt{loadALU}, \quad \mathtt{outRAM},$
- 2. outRAM, loadMemAddr, incPC incPC
- 3. loadRAM, outMemAddr 7. outALU, storeRAM 4. outRAM, loadB
- 5. outPC, loadRAM 8. clearMIcounter

### 3.2.27 ADD\_mem\_to\_A: 0x1b

 ${\it Micro-instructions}$  :

- 1. outPC, loadRAM 5. enableAdd, loadALU, outA
- 2. outRAM, loadMemAddr, incPC 6. outALU, loadA
- 3. loadRAM, outMemAddr
  4. outRAM, loadB
  7. clearMIcounter

### 3.2.28 ADD\_mem\_to\_U0:0x1c

Micro-instructions:

- 1. outPC, loadRAM 5. enableAdd, loadALU, outU0
- 2. outRAM, loadMemAddr, incPC 6. outALU, loadU0
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB 7. clearMIcounter

A. Viallon Page 14/37

#### 3.2.29 ADD\_mem\_to\_U1:0x1d

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outU1
- 6. outALU, loadU1
- 7. clearMIcounter

#### $3.2.30 \quad ADD\_mem\_to\_U2: 0x1e$

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outU2
- 6. outALU, loadU2
- 7. clearMIcounter

### 3.2.31 ADD\_mem\_to\_U3:0x1f

Micro-instructions:

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outU3
- 6. outALU, loadU3
- 7. clearMIcounter

#### 3.2.32 ADD\_mem\_to\_mem: 0x20

Micro-instructions:

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}$
- 3. outMemAddr, loadRAM
- $4. \ \mathtt{outRAM}, \, \mathtt{loadA}, \, \mathtt{incPC}$
- $5. \ \mathtt{outPC}, \ \mathtt{loadRAM}$
- $6. \ \mathtt{outRAM}, \, \mathtt{loadMemAddr}$

- 7. outMemAddr, loadRAM
- 8. outRAM, loadB, incPC
- $9. \ {\tt loadALU, enableAdd, outA}$
- $10. \ \mathtt{outALU}, \, \mathtt{storeRAM}$
- 11. clearMIcounter

### 3.3 AND

#### 3.3.1 AND\_A\_B\_to\_itself: 0x21

 ${\it Micro-instructions}:$ 

- $1. \ \mathtt{enableAND}, \ \mathtt{loadALU}, \ \mathtt{outA}$
- 3. clearMIcounter

2. outALU, loadA

A. Viallon Page 15/37

#### 3.3.2 AND\_U0\_B\_to\_itself: 0x22

 ${\it Micro-instructions}$  :

1. enableAND, loadALU, outU0

3. clearMIcounter

2. outALU, loadU0

#### 3.3.3 AND\_U1\_B\_to\_itself: 0x23

Micro-instructions:

1. enableAND, loadALU, outU1

3. clearMIcounter

2. outALU, loadU1

### 3.3.4 AND\_U2\_B\_to\_itself: 0x24

Micro-instructions:

1. enableAND, loadALU, outU2

3. clearMIcounter

2. outALU, loadU2

### 3.3.5 AND\_U3\_B\_to\_itself: 0x25

 ${\it Micro-instructions}$  :

1. enableAND, loadALU, outU3

3. clearMIcounter

2. outALU, loadU3

#### 3.4 CALL

### 3.4.1 CALL\_addr: 0x26

 ${\it Micro-instructions}:$ 

1. outRetAddr, loadMemAddr

4. outRAM, loadMemAddr

2. outPCp1, storeRAM, incRet

5. loadPC, cond\_always, outMemAddr

3. outPC, loadRAM

6. clearMIcounter

### 3.5 CMP

### 3.5.1 CMP\_A\_B: 0x27

Micro-instructions:

1. outB, enableNOT, loadALU

4. enableAdd, loadALU, outA

 $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$ 

5. outALU, loadCmp

3. outALU, loadB

6. clearMIcounter

A. Viallon Page 16/37

### 3.5.2 CMP\_A\_U0: 0x28

Micro-instructions:

- 1. outU0, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- 5. outALU, loadCmp
- 6. clearMIcounter

### $3.5.3 \quad CMP\_A\_U1:0x29$

Micro-instructions:

- 1. outU1, enableNOT, loadALU
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- 5. outALU, loadCmp
- 6. clearMIcounter

#### 3.5.4 CMP\_A\_U2: 0x2a

Micro-instructions:

- 1. outU2, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- 5. outALU, loadCmp
- 6. clearMIcounter

### 3.5.5 CMP\_A\_U3: 0x2b

 ${\it Micro-instructions}$  :

- 1. outU3, enableNOT, loadALU
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- 5. outALU, loadCmp
- 6. clearMIcounter

### 3.5.6 CMP\_A\_const : 0x2c

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- $3. \ \mathtt{outB}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- 4. outALU, enableInc, loadALU
- 5. outALU, loadB
- $6. \ \mathtt{enableAdd}, \, \mathtt{loadALU}, \, \mathtt{outA}$
- 7. outALU, loadCmp
- 8. clearMIcounter

A. Viallon Page 17/37

#### 3.5.7 CMP\_A\_mem: 0x2d

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 4. outRAM, loadB
- 5. outB, enableNOT, loadALU
- 6. outALU, enableInc, loadALU
- 7. outALU, loadB
- 8. enableAdd, loadALU, outA
- 9. outALU, loadCmp
- 10. clearMIcounter

#### 3.5.8 CMP\_U0\_A: 0x2e

 ${\it Micro-instructions}:$ 

- 1. outA, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- $4. \ \mathtt{enableAdd}, \ \mathtt{loadALU}, \ \mathtt{outU0}$
- 5. outALU, loadCmp
- 6. clearMIcounter

#### 3.5.9 CMP\_U0\_const: 0x2f

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- 3. outB, enableNOT, loadALU
- $4. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 5. outALU, loadB
- 6. enableAdd, loadALU, outU0
- 7. outALU, loadCmp
- 8. clearMIcounter

#### 3.5.10 CMP\_U0\_mem: 0x30

 ${\it Micro-instructions}:$ 

- $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- $4. \ \mathtt{outRAM}, \, \mathtt{loadB}$
- $5. \ \mathtt{outB}, \, \mathtt{enableNOT}, \, \mathtt{loadALU}$
- 6. outALU, enableInc, loadALU
- 7. outALU, loadB
- 8. enableAdd, loadALU, outU0
- 9. outALU, loadCmp
- 10. clearMIcounter

### 3.5.11 CMP\_U1\_A: 0x31

 ${\it Micro-instructions}:$ 

- $1. \ \mathtt{outA}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 3. outALU, loadB

- $4. \ {\tt enableAdd}, \ {\tt loadALU}, \ {\tt outU1}$
- 5. outALU, loadCmp
- 6. clearMIcounter

A. Viallon Page 18/37

#### 3.5.12 CMP\_U1\_const : 0x32

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- 3. outB, enableNOT, loadALU
- 4. outALU, enableInc, loadALU
- 5. outALU, loadB
- 6. enableAdd, loadALU, outU1
- 7. outALU, loadCmp
- 8. clearMIcounter

### 3.5.13 CMP\_U1\_mem: 0x33

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 4. outRAM, loadB
- 5. outB, enableNOT, loadALU
- 6. outALU, enableInc, loadALU
- 7. outALU, loadB
- 8. enableAdd, loadALU, outU1
- 9. outALU, loadCmp
- 10. clearMIcounter

#### 3.5.14 CMP\_U2\_A: 0x34

Micro-instructions:

- 1. outA, enableNOT, loadALU
- $2. \ \mathtt{outALU}, \ \mathtt{enableInc}, \ \mathtt{loadALU}$
- 3. outALU, loadB

- 4. enableAdd, loadALU, outU2
- 5. outALU, loadCmp
- 6. clearMIcounter

#### 3.5.15 CMP\_U2\_const: 0x35

 ${\it Micro-instructions}:$ 

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- $3. \ \mathtt{outB}, \ \mathtt{enable NOT}, \ \mathtt{loadALU}$
- 4. outALU, enableInc, loadALU
- 5. outALU, loadB
- 6. enableAdd, loadALU, outU2
- 7. outALU, loadCmp
- 8. clearMIcounter

### 3.5.16 CMP\_U2\_mem: 0x36

 ${\it Micro-instructions}:$ 

1. outPC, loadRAM

4. outRAM, loadB

- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 5. outB, enableNOT, loadALU
- 6. outALU, enableInc, loadALU
- $7. \ \mathtt{outALU}, \, \mathtt{loadB}$
- 8. enableAdd, loadALU, outU2
- 9. outALU, loadCmp
- 10. clearMIcounter

A. Viallon Page 19/37

#### 3.5.17 CMP\_U3\_A: 0x37

 ${\it Micro-instructions}$  :

- 1. outA, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outU3
- 5. outALU, loadCmp
- 6. clearMIcounter

### 3.5.18 CMP\_U3\_const: 0x38

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- $3. \ \mathtt{outB}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- 4. outALU, enableInc, loadALU
- 5. outALU, loadB
- $6. \ \mathtt{enableAdd}, \, \mathtt{loadALU}, \, \mathtt{outU3}$
- 7. outALU, loadCmp
- 8. clearMIcounter

#### 3.5.19 CMP\_U3\_mem: 0x39

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 4. outRAM, loadB
- $5. \ \mathtt{outB}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- $6. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 7. outALU, loadB
- 8. enableAdd, loadALU, outU3
- 9. outALU, loadCmp
- 10. clearMIcounter

#### 3.6 COPY

### 3.6.1 COPY: 0x3a

 ${\it Micro-instructions}$  :

- $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- 3. outMemAddr, loadRAM
- 4. outRAM, loadB

- $5. \ \mathtt{outPC}, \, \mathtt{loadRAM}$
- $6. \ \mathtt{outRAM}, \, \mathtt{loadMemAddr}, \, \mathtt{incPC}$
- 7. storeRAM, outB
- 8. clearMIcounter

# 3.6.2 COPY\_A\_to\_A: 0x3b

 ${\it Micro-instructions}:$ 

outA, loadA

2. clearMIcounter

A. Viallon Page 20/37

Micro-instructions:	
1. outA, loadB	2. clearMIcounter
3.6.4 COPY_A_to_U0: 0x3d  Micro-instructions:	
1. outA, loadUO	2. clearMIcounter
3.6.5 COPY_A_to_U1: 0x3e  Micro-instructions:	
1. outA, loadU1	2. clearMIcounter
3.6.6 COPY_A_to_U2: 0x3f  Micro-instructions:  1. outA, loadU2	2. clearMIcounter
3.6.7 COPY_A_to_U3: 0x40	
Micro-instructions:  1. outA, loadU3	2. clearMIcounter
3.6.8 COPY_A_to_cmp: 0x41  Micro-instructions:	
1. outA, loadCmp	2. clearMIcounter
3.6.9 COPY_B_to_A: 0x42  Micro-instructions:	
1. outB, loadA	2. clearMIcounter
3.6.10 COPY_B_to_B: 0x43  Micro-instructions:	
1. outB, loadB	2. clearMIcounter

A. Viallon Page 21/37

3.6.11 COPY\_B\_to\_U0: 0x44  ${\it Micro-instructions}$  : 1. outB, loadU0 2. clearMIcounter 3.6.12 COPY\_B\_to\_U1: 0x45  ${\it Micro-instructions}$  : 2. clearMIcounter 1. outB, loadU1 3.6.13 COPY\_B\_to\_U2: 0x46  ${\it Micro-instructions}:$ 1. outB, loadU2 2. clearMIcounter 3.6.14 COPY\_B\_to\_U3: 0x47  ${\it Micro-instructions}$  : 1. outB, loadU3 2. clearMIcounter 3.6.15 COPY\_B\_to\_cmp: 0x48  ${\it Micro-instructions}$  : 1. outB, loadCmp 2. clearMIcounter 3.6.16 COPY\_U0\_to\_A: 0x49  ${\it Micro-instructions}:$ 2. clearMIcounter 1. outUO, loadA 3.6.17 COPY\_U0\_to\_B: 0x4a Micro-instructions:1. outU0, loadB 2. clearMIcounter 3.6.18 COPY\_U0\_to\_cmp: 0x4b  ${\it Micro-instructions}$  : 2. clearMIcounter 1. outU0, loadCmp

A. Viallon Page 22/37

3.6.19 COPY\_U1\_to\_A: 0x4c  ${\it Micro-instructions}$  : 1. outU1, loadA 2. clearMIcounter 3.6.20 COPY\_U1\_to\_B: 0x4d  ${\it Micro-instructions}$  : 2. clearMIcounter  $1. \ \mathtt{outU1}, \ \mathtt{loadB}$ 3.6.21 COPY\_U1\_to\_cmp: 0x4e  ${\it Micro-instructions}$ : 1. outU1, loadCmp 2. clearMIcounter 3.6.22 COPY\_U2\_to\_A: 0x4f  ${\it Micro-instructions}$ : 1. outU2, loadA 2. clearMIcounter  $3.6.23 \quad COPY\_U2\_to\_B: \texttt{0x50}$  ${\it Micro-instructions}$  : 1. outU2, loadB 2. clearMIcounter 3.6.24 COPY\_U2\_to\_cmp: 0x51 Micro-instructions:2. clearMIcounter 1. outU2, loadCmp 3.6.25 COPY U3 to A: 0x52 Micro-instructions:1. outU3, loadA 2. clearMIcounter 3.6.26 COPY\_U3\_to\_B: 0x53  ${\it Micro-instructions}:$ 

A. Viallon Page 23/37

2. clearMIcounter

1. outU3, loadB

### 3.6.27 COPY\_U3\_to\_cmp: 0x54

 ${\it Micro-instructions}$  :

1. outU3, loadCmp 2. clearMIcounter

### 3.6.28 COPY\_mem\_to\_cmp: 0x55

Micro-instructions:

1. outPC, loadRAM 4. outRAM, loadCmp

2. outRAM, loadMemAddr, incPC

3. outMemAddr, loadRAM 5. clearMIcounter

### 3.7 DISPLAY

### 3.7.1 DISPLAY\_A : 0x56

 ${\it Micro-instructions}\,:$ 

1. outA, loadDisplay 2. clearMIcounter

### **3.7.2** DISPLAY\_B: 0x57

 ${\it Micro-instructions}:$ 

1. outB, loadDisplay 2. clearMIcounter

### 3.7.3 DISPLAY\_U0: 0x58

 ${\it Micro-instructions}:$ 

1. outUO, loadDisplay 2. clearMIcounter

### 3.7.4 DISPLAY\_U1: 0x59

Micro-instructions:

1. outU1, loadDisplay 2. clearMIcounter

#### 3.7.5 DISPLAY U2: 0x5a

 ${\it Micro-instructions}:$ 

1. outU2, loadDisplay 2. clearMIcounter

A. Viallon Page 24/37

### 3.7.6 DISPLAY\_U3: 0x5b

 ${\it Micro-instructions}$  :

1. outU3, loadDisplay

2. clearMIcounter

### 3.7.7 DISPLAY\_mem: 0x5c

Micro-instructions:

 $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$ 

2. outRAM, loadMemAddr, incPC

 $3. \ {\tt loadRAM}, \, {\tt outMemAddr}$ 

4. outRAM, loadDisplay

5. clearMIcounter

### 3.8 FAIL

#### 3.8.1 FAIL: 0x5d

Micro-instructions:

1. error, halt

### 3.9 HALT

#### 3.9.1 HALT: 0x5e

 ${\it Micro-instructions}:$ 

1. halt

### 3.10 INC

### 3.10.1 INC\_A: 0x5f

 ${\it Micro-instructions}$  :

1. outA, enableInc, loadALU

3. clearMIcounter

2. outALU, loadA

### 3.10.2 INC\_B: 0x60

 ${\it Micro-instructions}:$ 

1. outB, enableInc, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \, \mathtt{loadB}$ 

A. Viallon Page 25/37

### 3.10.3 INC\_U0: 0x61

 ${\it Micro-instructions}$  :

- 1. outU0, enableInc, loadALU
- 2. outALU, loadU0

3. clearMIcounter

### 3.10.4 INC\_U1: 0x62

Micro-instructions:

- 1. outU1, enableInc, loadALU
- 2. outALU, loadU1

3. clearMIcounter

### 3.10.5 INC\_U2: 0x63

Micro-instructions:

- $1. \ \mathtt{outU2}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 2. outALU, loadU2

3. clearMIcounter

### 3.10.6 INC\_U3: 0x64

Micro-instructions:

- 1. outU3, enableInc, loadALU
- 2. outALU, loadU3

3. clearMIcounter

### 3.10.7 INC\_mem: 0x65

Micro-instructions:

- $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 4. outRAM, enableInc, loadALU
- 5. outALU, storeRAM
- 6. clearMIcounter

### 3.11 JMP

#### 3.11.1 JMP\_const: 0x66

Micro-instructions:

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadPC}, \ \mathtt{cond\_always}$
- 3. clearMIcounter

A. Viallon Page 26/37

#### 3.11.2 JMP\_if\_eq: 0x67

 ${\it Micro-instructions}$  :

1. outPC, loadRAM 3. outRAM, loadPC, cond\_null

2. incPC 4. clearMIcounter

### 3.11.3 JMP\_if\_ge: 0x68

 ${\it Micro-instructions}:$ 

1. outPC, loadRAM cond\_null

2. incPC

3. outRAM, loadPC, cond\_pos, 4. clearMIcounter

### 3.11.4 JMP\_if\_gt: 0x69

Micro-instructions:

1. outPC, loadRAM cond\_not\_null

 $2.\ {\tt incPC}$ 

3. outRAM, loadPC, cond\_pos, 4. clearMIcounter

### 3.11.5 JMP\_if\_le: 0x6a

 $Micro\mbox{-}instructions:$ 

1. outPC, loadRAM cond\_null

 $2.\ {\tt incPC}$ 

3. outRAM, loadPC, cond\_neg, 4. clearMIcounter

### 3.11.6 JMP\_if\_lt: 0x6b

Micro-instructions:

1. outPC, loadRAM cond\_not\_null

 $2.\ {\tt incPC}$ 

3. outRAM, loadPC, cond\_neg, 4. clearMIcounter

### 3.11.7 JMP\_if\_neq: 0x6c

 ${\it Micro-instructions}:$ 

1. outPC, loadRAM invert\_cond

 $2.\ {\tt incPC}$ 

 $3. \ \mathtt{outRAM}, \quad \mathtt{loadPC}, \quad \mathtt{cond\_null}, \qquad \quad 4. \ \mathtt{clearMIcounter}$ 

A. Viallon Page 27/37

### 3.11.8 JMP\_ptr: 0x6d

 ${\it Micro-instructions}$  :

1. outPC, loadRAM

- 4. outRAM, loadPC, cond\_always
- 2. outRAM, loadMemAddr
- 3. outMemAddr, loadRAM
- 5. clearMIcounter

#### 3.11.9 JMP\_sel\_bit\_0: 0x6e

 ${\it Micro-instructions}:$ 

1. outPC, loadRAM

3. outRAM, loadPC, cond\_selected\_bit

2. incPC

4. clearMIcounter

#### $3.11.10 \quad JMP\_sel\_bit\_1:0x6f$

Micro-instructions:

1. outPC, loadRAM

selector0

- $2.\ {\tt incPC}$
- 3. outRAM, loadPC, cond\_selected\_bit, 4. clearMIcounter

### $3.11.11 \quad JMP\_sel\_bit\_2:0x70$

Micro-instructions:

1. outPC, loadRAM

selector1

- 2. incPC
- 3. outRAM, loadPC, cond\_selected\_bit, 4. clearMIcounter

### $3.11.12 \quad JMP\_sel\_bit\_3:0x71$

Micro-instructions:

1. outPC, loadRAM

selector0, selector1

- 2. incPC
- outRAM, loadPC, cond\_selected\_bit,
- 4. clearMIcounter

### 3.11.13 JMP\_sel\_bit\_4: 0x72

 ${\it Micro-instructions}$  :

1. outPC, loadRAM

selector2

- $2.\ {\tt incPC}$
- 3. outRAM, loadPC, cond\_selected\_bit, 4. clearMIcounter

A. Viallon Page 28/37

#### 3.11.14 JMP\_sel\_bit\_5:0x73

 ${\it Micro-instructions}$  :

1. outPC, loadRAM selector0, selector2

2. incPC

3. outRAM, loadPC, cond\_selected\_bit, 4. clearMIcounter

### 3.11.15 JMP\_sel\_bit\_6: 0x74

Micro-instructions:

1. outPC, loadRAM selector1, selector2

2. incPC

3. outRAM, loadPC, cond\_selected\_bit, 4. clearMIcounter

#### 3.11.16 JMP\_sel\_bit\_7:0x75

 ${\it Micro-instructions}$  :

1. outPC, loadRAM selector0, selector1, selector2

 $2. \ {\tt incPC}$ 

3. outRAM, loadPC, cond\_selected\_bit, 4. clearMIcounter

### 3.12 LED

### 3.12.1 LED\_tgl: 0x76

 ${\it Micro-instructions}$  :

1. flipLed 2. clearMIcounter

### 3.13 LOAD

### $3.13.1 \quad LOAD\_const\_to\_A : 0x77$

 ${\it Micro-instructions}$  :

1. outPC, loadRAM 3. clearMIcounter

2. outRAM, loadA, incPC

### $3.13.2 \quad LOAD\_const\_to\_B : 0x78$

 $Micro\mbox{-}instructions:$ 

1. outPC, loadRAM 3. clearMIcounter

2. outRAM, loadB, incPC

A. Viallon Page 29/37

#### 3.13.3 LOAD\_const\_to\_U0: 0x79

 ${\it Micro-instructions}$  :

1. outPC, loadRAM 3. clearMIcounter

 $2. \ \mathtt{outRAM}, \ \mathtt{loadUO}, \ \mathtt{incPC}$ 

### $3.13.4 \quad LOAD\_const\_to\_U1: 0x7a$

Micro-instructions:

1. outPC, loadRAM 3. clearMIcounter

2. outRAM, loadU1, incPC

### $3.13.5 \quad LOAD\_const\_to\_U2:0x7b$

 $Micro\mbox{-}instructions:$ 

1. outPC, loadRAM 3. clearMIcounter

2. outRAM, loadU2, incPC

### 3.13.6 LOAD\_const\_to\_U3:0x7c

Micro-instructions:

1. outPC, loadRAM 3. clearMIcounter

2. outRAM, loadU3, incPC

### 3.13.7 LOAD\_ptr\_to\_A: 0x7d

 ${\it Micro-instructions}$  :

1. outPC, loadRAM 4. outRAM, loadA

 $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$ 

 $3. \ \mathtt{outMemAddr}, \ \mathtt{loadRAM} \qquad \qquad 5. \ \mathtt{clearMIcounter}$ 

### 3.13.8 LOAD\_ptr\_to\_B: 0x7e

Micro-instructions:

1. outPC, loadRAM 4. outRAM, loadB

2. outRAM, loadMemAddr, incPC

3. outMemAddr, loadRAM 5. clearMIcounter

A. Viallon Page 30/37

#### 3.13.9 LOAD\_ptr\_to\_U0: 0x7f

 ${\it Micro-instructions}$  :

- 1. outPC, loadRAM 4. outRAM, loadU0
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM 5. clearMIcounter

### 3.13.10 LOAD\_ptr\_to\_U1:0x80

Micro-instructions:

- 1. outPC, loadRAM 4. outRAM, loadU1
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM 5. clearMIcounter

#### 3.13.11 LOAD\_ptr\_to\_U2: 0x81

Micro-instructions:

- 1. outPC, loadRAM 4. outRAM, loadU2
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM 5. clearMIcounter

### 3.13.12 LOAD\_ptr\_to\_U3: 0x82

 ${\it Micro-instructions}$  :

- 1. outPC, loadRAM 4. outRAM, loadU3
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- 3. outMemAddr, loadRAM 5. clearMIcounter

#### 3.14 NEG

#### 3.14.1 NEG\_A: 0x83

Micro-instructions:

- 1. outA, enableNOT, loadALU 3. outALU, loadA
- 2. outALU, enableInc, loadALU 4. clearMIcounter

#### 3.14.2 NEG\_B: 0x84

 ${\it Micro-instructions}$  :

- $1. \ \mathtt{outB}, \ \mathtt{enableNOT}, \ \mathtt{loadALU} \qquad \qquad 3. \ \mathtt{outALU}, \ \mathtt{loadB}$
- 2. outALU, enableInc, loadALU 4. clearMIcounter

A. Viallon Page 31/37

### 3.14.3 NEG\_U0: 0x85

 ${\it Micro-instructions}$  :

- 1. outU0, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- outALU, loadU0
- 4. clearMIcounter

### 3.14.4 NEG\_U1: 0x86

Micro-instructions:

- $1. \ \mathtt{outU1}, \, \mathtt{enableNOT}, \, \mathtt{loadALU}$
- 2. outALU, enableInc, loadALU
- 3. outALU, loadU1
- 4. clearMIcounter

### 3.14.5 NEG\_U2: 0x87

Micro-instructions:

- 1. outU2, enableNOT, loadALU
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 3. outALU, loadU2
- 4. clearMIcounter

#### 3.14.6 NEG\_U3: 0x88

Micro-instructions:

- 1. outU3, enableNOT, loadALU
- outALU, loadU3
- 2. outALU, enableInc, loadALU
- 4. clearMIcounter

### 3.14.7 NEG\_mem: 0x89

 ${\it Micro-instructions}:$ 

- $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}$
- 3. outMemAddr, loadRAM, incPC
- $4. \ \mathtt{outRAM}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- 5. outALU, enableInc, loadALU
- 6. outALU, storeRAM
- 7. clearMIcounter

### 3.15 NOP

#### 3.15.1 NOP: 0x8a

 ${\it Micro-instructions}$  :

 $1. \ {\tt clearMIcounter}$ 

A. Viallon Page 32/37

### 3.16 NOT

#### 3.16.1 NOT\_A: 0x8b

Micro-instructions:

1. enableNOT, loadALU, outA

3. clearMIcounter

2. outALU, loadA

### 3.16.2 NOT\_B: 0x8c

 ${\it Micro-instructions}:$ 

1. enableNOT, loadALU, outB

3. clearMIcounter

2. outALU, loadB

### 3.16.3 NOT\_U0: 0x8d

Micro-instructions:

1. enableNOT, loadALU, outU0

3. clearMIcounter

2. outALU, loadU0

### 3.16.4 NOT\_U1: 0x8e

 ${\it Micro-instructions}$  :

1. enableNOT, loadALU, outU1

3. clearMIcounter

2. outALU, loadU1

### 3.16.5 NOT\_U2: 0x8f

 ${\it Micro-instructions}$  :

1. enableNOT, loadALU, outU2

 $3. \ {\tt clearMIcounter}$ 

 $2. \ \mathtt{outALU}, \ \mathtt{loadU2}$ 

### 3.16.6 NOT\_U3: 0x90

 ${\it Micro-instructions}$  :

1. enableNOT, loadALU, outU3

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU3}$ 

A. Viallon Page 33/37

#### 3.17 OR

### 3.17.1 OR\_A\_B\_to\_itself: 0x91

Micro-instructions:

- 1. enableOR, loadALU, outA
- 3. clearMIcounter

2. outALU, loadA

### $3.17.2 \quad OR\_U0\_B\_to\_itself: \texttt{0x92}$

 ${\it Micro-instructions}$  :

- 1. enableOR, loadALU, outUO
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU0}$ 

### 3.17.3 OR\_U1\_B\_to\_itself: 0x93

Micro-instructions:

- 1. enableOR, loadALU, outU1
- 3. clearMIcounter

2. outALU, loadU1

#### 3.17.4 OR\_U2\_B\_to\_itself: 0x94

 ${\it Micro-instructions}$  :

- $1. \ \mathtt{enableOR}, \ \mathtt{loadALU}, \ \mathtt{outU2}$
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU2}$ 

### 3.17.5 OR\_U3\_B\_to\_itself: 0x95

 ${\it Micro-instructions}$  :

- 1. enableOR, loadALU, outU3
- 3. clearMIcounter

2. outALU, loadU3

### 3.18 RET

#### 3.18.1 RET: 0x96

 ${\it Micro-instructions}$ :

1. decRet

- 3. outRAM, loadPC, cond\_always
- $2. \ \mathtt{outRetAddr}, \, \mathtt{loadRAM}$
- 4. clearMIcounter

A. Viallon Page 34/37

### 3.19 **SHIFTL**

#### 3.19.1 SHIFTL\_A: 0x97

Micro-instructions:

1. outA, enableSHIFTL, loadALU

3. clearMIcounter

2. outALU, loadA

### 3.19.2 SHIFTL\_B: 0x98

 ${\it Micro-instructions}$  :

1. outB, enableSHIFTL, loadALU

3. clearMIcounter

2. outALU, loadB

### 3.19.3 SHIFTL\_U0: 0x99

Micro-instructions:

1. outU0, enableSHIFTL, loadALU

3. clearMIcounter

2. outALU, loadU0

#### 3.19.4 SHIFTL\_U1: 0x9a

 $Micro\mbox{-}instructions:$ 

1. outU1, enableSHIFTL, loadALU

3. clearMIcounter

2. outALU, loadU1

### 3.19.5 SHIFTL\_U2: 0x9b

 ${\it Micro-instructions}$  :

1. outU2, enableSHIFTL, loadALU

 $3. \ {\tt clearMIcounter}$ 

 $2. \ \mathtt{outALU}, \ \mathtt{loadU2}$ 

### 3.19.6 SHIFTL\_U3: 0x9c

Micro-instructions:

1. outU3, enableSHIFTL, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU3}$ 

A. Viallon Page 35/37

### **3.20** SHIFTR

#### 3.20.1 SHIFTR\_A: 0x9d

Micro-instructions:

1. outA, enableSHIFTR, loadALU

2. outALU, loadA

3. clearMIcounter

### 3.20.2 SHIFTR\_B: 0x9e

 ${\it Micro-instructions}$  :

1. outB, enableSHIFTR, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \, \mathtt{loadB}$ 

### 3.20.3 SHIFTR\_U0: 0x9f

Micro-instructions:

1. outU0, enableSHIFTR, loadALU

3. clearMIcounter

2. outALU, loadU0

#### 3.20.4 SHIFTR\_U1: 0xa0

 $Micro\mbox{-}instructions:$ 

1. outU1, enableSHIFTR, loadALU

3. clearMIcounter

2. outALU, loadU1

### 3.20.5 SHIFTR\_U2: 0xa1

 ${\it Micro-instructions}$  :

1. outU2, enableSHIFTR, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU2}$ 

#### 3.20.6 SHIFTR\_U3: 0xa2

Micro-instructions:

1. outU3, enableSHIFTR, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU3}$ 

A. Viallon Page 36/37

### 3.21 SLEEP

### 3.21.1 SLEEP\_A : 0xa3

Micro-instructions:

 $1. \ \mathtt{outA}, \ \mathtt{loadSleep}, \ \mathtt{incPC}$ 

2. clearMIcounter

#### 3.21.2 SLEEP\_B: 0xa4

 ${\it Micro-instructions}:$ 

1. outB, loadSleep, incPC

2. clearMIcounter

### 3.21.3 SLEEP\_U0: 0xa5

 ${\it Micro-instructions}$ :

1. outU0, loadSleep, incPC

2. clearMIcounter

### 3.21.4 SLEEP\_U1: 0xa6

 ${\it Micro-instructions}:$ 

 $1. \ \mathtt{outU1}, \ \mathtt{loadSleep}, \ \mathtt{incPC}$ 

2. clearMIcounter

### 3.21.5 SLEEP\_U2: 0xa7

 ${\it Micro-instructions}:$ 

 $1. \ \mathtt{outU2}, \ \mathtt{loadSleep}, \ \mathtt{incPC}$ 

2. clearMIcounter

### 3.21.6 SLEEP\_U3: 0xa8

Micro-instructions:

 $1. \ \mathtt{outU3}, \ \mathtt{loadSleep}, \ \mathtt{incPC}$ 

2. clearMIcounter

### 3.21.7 SLEEP\_const: 0xa9

Micro-instructions:

1. outPC, loadRAM

3. clearMIcounter

 $2. \ \mathtt{outRAM}, \ \mathtt{loadSleep}, \ \mathtt{incPC}$ 

A. Viallon Page 37/37