Crappy CPU machine code equivalence

Antoine VIALLON

14 janvier 2020

Table des matières

1	Registers	6
2	High level instructions	6
2.1	ABRT	6
2.2	ADD	7
2.3	AND	7
2.4	CALL	7
2.5	CLR	7
2.6	CMP	7
2.7	DISP	7
2.8	HALT	8
2.9	INC	8
2.10	JBIT	8
2.11		8
2.12	JGE	8
2.13		8
	JLE	8
2.15	JMP	8
2.16	JMPPTR	8
2.17	JNBIT	8
2.18	JNZ	9
2.19		9
2.20	LEDTGL	9
	MOV	9
	NEG	9
	NOP	9
	NOT	9
2.25		9
		10
		10
		$\frac{10}{10}$
		$10 \\ 10$
		$10 \\ 10$
		10 10

3	Instru	ctions (low level)
3.1	default	· · · · · · · · · · · · · · · · · · ·
	3.1.1	default: 0x00
3.2	ADD .	
	3.2.1	ADD A to A: 0x01
	3.2.2	ADD A to U0:0x02
	3.2.3	ADD A to U1:0x03
	3.2.4	ADD A to U2:0x04
	3.2.5	ADD A to U3:0x05
	3.2.6	ADD A to mem: 0x06
	3.2.7	ADD B to A: 0x07
	3.2.8	ADD B to U0:0x08
	3.2.9	ADD_B_to_U1:0x09
	3.2.10	ADD B to U2:0x0a
	3.2.10 $3.2.11$	ADD B to U3:0x0b
	3.2.11 $3.2.12$	ADD U0 to A:0x0c
	3.2.12 $3.2.13$	ADD U0 to mem: 0x0d
	3.2.14	ADD U1 to A:0x0e
	3.2.14 $3.2.15$	ADD_U1_to_A . 0x0e
	3.2.16	ADD_U1_to_mem : 0x01
	3.2.10 $3.2.17$	
	3.2.18	
	3.2.19	ADD_U3_to_mem: 0x13
	3.2.20	ADD_const_to_A: 0x14
	3.2.21	ADD_const_to_U0: 0x15
	3.2.22	ADD_const_to_U1 : 0x16
	3.2.23	ADD_const_to_U2: 0x17
	3.2.24	ADD_const_to_U3: 0x18
	3.2.25	ADD_const_to_const_in_A : 0x19
	3.2.26	ADD_const_to_mem : 0x1a
	3.2.27	ADD_mem_to_A: 0x1b
	3.2.28	ADD_mem_to_U0:0x1c
	3.2.29	ADD_mem_to_U1:0x1d
	3.2.30	ADD_mem_to_U2:0x1e 16
	3.2.31	ADD_mem_to_U3:0x1f
	3.2.32	ADD_mem_to_mem : 0x20
3.3		
	3.3.1	AND_A_B_to_itself: 0x21 16
	3.3.2	AND_U0_B_to_itself: 0x22 16
	3.3.3	AND_U1_B_to_itself: 0x23
	3.3.4	AND_U2_B_to_itself: 0x24 17
	3.3.5	AND_U3_B_to_itself: 0x25 17
3.4	CALL	
	3.4.1	CALL_addr: 0x26 17
3.5	CMP .	
	3.5.1	CMP_A_B: 0x27
	3.5.2	CMP_A_U0:0x28 17
	3.5.3	CMP_A_U1:0x29 18
	3.5.4	CMP_A_U2:0x2a 18
	3.5.5	CMP_A_U3: 0x2b

A. Viallon Page 2/42

	3.5.6	CMP_A_const : 0x2c	8
	3.5.7	CMP_A_mem: 0x2d	8
	3.5.8	CMP_U0_A: 0x2e	9
	3.5.9	CMP_U0_const : 0x2f	9
	3.5.10	CMP_U0_mem : 0x30	9
	3.5.11	CMP_U1_A: 0x31	9
	3.5.12	CMP_U1_const : 0x32	
	3.5.13	CMP U1 mem: 0x33	
	3.5.14	CMP U2 A: 0x34	
	3.5.15	CMP U2 const : 0x35	
	3.5.16	CMP U2 mem: 0x36	
	3.5.17	CMP U3 A: 0x37	
	3.5.18	CMP U3 const : 0x38	
	3.5.19		
26			
3.6	COPY		
	3.6.1	COPY_A_to_A : 0x3a	
	3.6.2	COPY_A_to_B: 0x3b	
	3.6.3	COPY_A_to_U0: 0x3c	
	3.6.4	COPY_A_to_U1:0x3d 2	
	3.6.5	COPY_A_to_U2:0x3e 2	
	3.6.6	COPY_A_to_U3:0x3f 2	
	3.6.7	COPY_A_to_cmp: 0x40	
	3.6.8	COPY_B_to_A: 0x41	
	3.6.9	COPY_B_to_B: 0x42	2
	3.6.10	COPY_B_to_U0:0x43 2	2
	3.6.11	COPY_B_to_U1:0x44 2	2
	3.6.12	COPY_B_to_U2:0x45 2	2
	3.6.13	COPY_B_to_U3:0x46 2	3
	3.6.14	COPY_B_to_cmp: 0x47 2	3
	3.6.15	COPY_U0_to_A: 0x48	3
	3.6.16	COPY U0 to B: 0x49	3
	3.6.17	COPY_U0_to_cmp: 0x4a	
	3.6.18	COPY_U1_to_A:0x4b 2	
	3.6.19	COPY_U1_to_B: 0x4c	
	3.6.20	COPY_U1_to_cmp: 0x4d	
	3.6.21	COPY U2 to A: 0x4e	
	3.6.22	COPY U2 to B: 0x4f	
		COPY_U2_to_cmp: 0x50	
	3.6.24	COPY U3 to A:0x51	
	3.6.25	COPY_U3_to_B : 0x52	
	3.6.26	COPY U3 to cmp: 0x53	
	3.6.27	COPY mem: 0x54	
	3.6.28	COPY mem to cmp: 0x55	
27	DEC .	— — -	
3.7			
	3.7.1	DEC_A: 0x56	
	3.7.2	DEC_B: 0x57	
	3.7.3	DEC_U0: 0x58	
	3.7.4	DEC_U1: 0x59	
	3.7.5	DEC_U2:0x5a 2	
	3.7.6	DEC_U3:0x5b 2	6

A. Viallon Page 3/42

	3.7.7	DEC_mem: 0x5c 26
3.8	DISPL	AY
	3.8.1	DISPLAY_A : 0x5d
	3.8.2	DISPLAY_B : 0x5e
	3.8.3	DISPLAY_U0:0x5f 26
	3.8.4	DISPLAY_U1: 0x60
	3.8.5	DISPLAY_U2: 0x61
	3.8.6	DISPLAY_U3: 0x62
		DISPLAY_mem : 0x63
3.0		
5.5		FAIL: 0x64
9 10		
3.10		
0 11		HALT: 0x65
3.11	INC	TNG A 2 22
	3.11.1	INC_A: 0x66
	3.11.2	INC_B: 0x67 27
	3.11.3	INC_U0: 0x68
	3.11.4	INC_U1: 0x69
	3.11.5	INC_U2:0x6a
	3.11.6	INC_U3: 0x6b
		INC_mem: 0x6c 28
3.12	JMP .	28
	3.12.1	JMP_const : 0x6d
	3.12.2	JMP_if_eq: 0x6e
	3.12.3	JMP_if_ge: 0x6f 29
	3.12.4	JMP_if_gt:0x70
	3.12.5	JMP_if_le: 0x71 29
	3.12.6	JMP if lt:0x72 29
	3.12.7	JMP if neq: 0x73
	3.12.8	JMP_not_sel_bit_0:0x74
	3.12.9	JMP not sel bit 1:0x75 30
	3.12.10	JMP not sel bit 2:0x76
		JMP not sel bit 3:0x77 30
		JMP_not_sel_bit_4: 0x78
		JMP_not_sel_bit_5:0x79
		JMP_not_sel_bit_6: 0x7a 31
	3 12 15	JMP_not_sel_bit_7:0x7b
	3 12 16	JMP_ptr: 0x7c
		JMP sel bit 0:0x7d
		JMP sel bit 1:0x7e
		JMP sel bit 2:0x7f
		JMP_sel_bit_4: 0x81
		JMP_sel_bit_5: 0x82
		JMP_sel_bit_6: 0x83
0.10		JMP_sel_bit_7: 0x84
3.13		32
0.1.	3.13.1	= 0
3.14		3
	3.14.1	LOAD const to A: 0x86

A. Viallon Page 4/42

	3.14.2	LOAD_const_to_B : 0x87
	3.14.3	LOAD_const_to_U0:0x88
	3.14.4	LOAD_const_to_U1:0x89
	3.14.5	LOAD_const_to_U2:0x8a
	3.14.6	LOAD const to U3:0x8b
	3.14.7	LOAD ptr to A: 0x8c
		LOAD_ptr_to_B : 0x8d
		LOAD_ptr_to_U0:0x8e
		LOAD_ptr_to_U1:0x8f
		LOAD_ptr_to_U2:0x90
		LOAD_ptr_to_U3:0x91
3 15		
0.10	3.15.1	NEG A:0x92
	3.15.2	_
		_
	3.15.3	
	3.15.4	NEG_U1: 0x95
		NEG_U2: 0x96
		NEG_U3: 0x97
		NEG_mem: 0x98
3.16		36
		NOP: 0x99
3.17	NOT .	36
	3.17.1	NOT_A: 0x9a
	3.17.2	NOT_B: 0x9b
	3.17.3	NOT_U0:0x9c 36
	3.17.4	NOT_U1:0x9d 36
	3.17.5	NOT_U2:0x9e 37
	3.17.6	NOT_U3:0x9f 37
3.18	OR	37
	3.18.1	OR_A_B_to_itself: 0xa0
	3.18.2	OR U0 B to itself: 0xa1
	3.18.3	OR U1 B to itself: 0xa2
	3.18.4	OR_U2_B_to_itself: 0xa3
		OR_U3_B_to_itself: 0xa4
3.19		
0.20		RET: 0xa5
3.20		38
JU		SHIFTL A: 0xa6
	3.20.2	SHIFTL B: 0xa7
	3.20.3	SHIFTL U0:0xa8
	3.20.4	SHIFTL U1: 0xa9
	3.20.4	SHIFTL U2:0xaa
	3.20.6	SHIFTL U3: 0xab
3 21	SHIFT!	_
0.41	3.21.1	SHIFTR A: 0xac
	3.21.1	SHIFTR_B: 0xad
	3.21.3	_
	3.21.4	SHIFTR_U1: 0xaf
	3.21.5	SHIFTR_U2: 0xb0
	3.21.6	SHIFTR_U3: 0xb1

A. Viallon Page 5/42

3.22 SLEEP) 	40
3.22.1	SLEEP_A: 0xb2	40
3.22.2	SLEEP_B: 0xb3	40
3.22.3	SLEEP_U0: 0xb4	40
3.22.4	SLEEP_U1: 0xb5	40
3.22.5	SLEEP_U2: 0xb6	40
3.22.6	SLEEP_U3: 0xb7	41
3.22.7	SLEEP_const: 0xb8	41
3.22.8		41
$3.23\mathrm{STORI}$	Ξ	41
3.23.1	STORE_A_to_address: Oxba	41
3.23.2	STORE_B_to_address: Oxbb	41
3.23.3	STORE_PCp1_to_address: Oxbc	41
3.23.4	STORE_U0_to_address: 0xbd	42
3.23.5	STORE_U1_to_address: 0xbe	42
3.23.6	~	42
3.23.7		42
3.23.8	STORE_const_to_address: 0xc1	42
$3.24\mathrm{SUB}$.		42
3 24 1	SUB A to A · 0xc2	42

1 Registers

Available registers:

- A: multi-purpose register. Is not overwriten quietly.
- B : work register. Used in many operations as a buffer
- U# : user registers. Will **never** be overwritten unless *explicitely* mentionned (see the instructions for more detail). There are only 4 of those currently.
- \mathtt{ret} : not directly accessible. Used with CALL and RET
- ${\tt cmp}:$ not directly accessible. Used with CMP and ${\tt JMPxxx}$
- disp: used to display something in decimal. Write-only.
- C: single bit register

2 High level instructions

2.1 ABRT

Set error bit and halt

— ABRT (size: 1, duration: 3)

A. Viallon Page 6/42

2.2 ADD

 $Add\ a\ value\ from\ a\ register/memory\ address/const\ to\ a\ register\ or\ a\ memory\ address\ and\ save\ it\ in\ register\ A$

```
— ADD A, U# (size: 1, duration: 6)

— ADD R, B (size: 1, duration: 5)

— ADD R, A (size: 1, duration: 6)

— ADD R, @Oxhh (size: 2, duration: 9)

— ADD R, #Oxhh (size: 2, duration: 7)

— ADD @Oxhh, @Oxhh (size: 3, duration: 13)

— ADD @Oxhh, R (size: 2, duration: 9)

— ADD #Oxhh, #Oxhh (size: 3, duration: 9)

— ADD @Oxhh, #Oxhh (size: 3, duration: 10)
```

2.3 AND

```
AND two registers, save the result to the first operand — AND R, B (size: 1, duration: 5)
```

2.4 CALL

Jump to specified address and save current PC in Ret register. Useful for subroutines.

```
— CALL #0xHH (size : 2, duration : 8)
```

2.5 CLR

```
Clear a register address.
```

```
    CLR A (size: 1, duration: 6)
    CLR U# (size: 1, duration: 6)
    CLR @OxHH (size: 3, duration: 7)
```

2.6 CMP

Compare two values (substracts them) and store the result in CMP register. Overwrites B.

```
CMP R, @OxHH (size: 2, duration: 12)
CMP A, B (size: 1, duration: 8)
CMP A, U# (size: 1, duration: 8)
CMP R, #0xHH (size: 2, duration: 10)
CMP U#, A (size: 1, duration: 8)
CMP R (size: 1, duration: 4)
CMP @OxHH (size: 2, duration: 7)
```

2.7 DISP

 $Display\ a\ value\ contained\ in\ specified\ register/memory\ address\ as\ an\ unsigned\ integer.$

```
DISP R (size: 1, duration: 4)DISP @OxHH (size: 2, duration: 7)
```

A. Viallon Page 7/42

```
2.8 HALT
```

```
Halt the CPU
— HALT (size: 1, duration: 3)
```

2.9 INC

```
Increment\ register\ or\ value\ at\ memory\ address
```

```
— INC R (size: 1, duration: 5)
```

```
— INC @OxHH (size : 2, duration : 8)
```

2.10 JBIT

```
Go to specified address if selected bit of comparison register is 1.
```

```
— JBIT %b, #0xHH (size : 2, duration : 6)
```

2.11 JG

```
Go to specified address if comparison register is strictly positive.
```

```
— JG #0xHH (size : 2, duration : 6)
```

2.12 JGE

```
Go to specified address if comparison register is positive (or zero).

— JGE #0xHH (size : 2, duration : 6)
```

2.13 JL

```
Go to specified address if comparison register is strictly negative.

— JL #0xHH (size : 2, duration : 6)
```

2.14 JLE

```
Go to specified address if comparison register is negative or zero. — JLE #0xHH (size : 2, duration : 6)
```

2.15 JMP

```
Go to specified address
```

```
— JMP @0xHH (size : 2, duration : 7)
```

```
— JMP #0xHH (size : 2, duration : 5)
```

2.16 JMPPTR

```
Go to address value at memory address.

— JMPPTR @OxHH (size : 2, duration : 7)
```

2.17 JNBIT

```
Go to specified address if selected bit of comparison register is 0.

— JNBIT %b, #0xHH (size: 2, duration: 6)
```

A. Viallon Page 8/42

2.18 JNZ

```
Go to specified address if comparison register is NOT zero.

— JNZ #0xHH (size : 2, duration : 6)
```

2.19 JZ

```
Go to specified address if comparison register is zero.

— JZ #0xHH (size : 2, duration : 6)
```

2.20 LEDTGL

```
Toggle led. Useful for debugging.
— LEDTGL (size: 1, duration: 4)
```

2.21 MOV

Move a value from a register/memory address/const to a register or a memory address

```
MOV A, R (size: 1, duration: 4)
MOV B, R (size: 1, duration: 4)
MOV U#, A (size: 1, duration: 4)
MOV U#, B (size: 1, duration: 4)
MOV R, @OxHH (size: 2, duration: 7)
MOV R, #OxHH (size: 2, duration: 5)
MOV @OxHH, R (size: 2, duration: 6)
MOV @OxHH, @OxHH (size: 3, duration: 10)
MOV @OxHH, #OxHH (size: 3, duration: 7)
```

2.22 NEG

Compute two's complement of register/memory (useful for substractions), and store result in itself.

```
NEG R (size: 1, duration: 6)NEG @OxHH (size: 2, duration: 9)
```

2.23 NOP

```
Go to next address
— NOP (size: 1, duration: 3)
```

2.24 NOT

```
Invert bit by bit register, and store result in itself
— NOT R (size: 1, duration: 5)
```

2.25 OR

```
OR two registers, save the result to the first operand
— OR A, B (size: 1, duration: 5)
— OR U#, B (size: 1, duration: 5)
```

A. Viallon Page 9/42

```
2.26 RET
```

```
Revert PC to value saved in Ret register. Use with CALL. — RET (size : 1, duration : 6)
```

2.27 SHIFTL

```
Shift register to the left
— SHIFTL R (size: 1, duration: 5)
```

2.28 **SHIFTR**

```
Shift register to the right
— SHIFTR R (size: 1, duration: 5)
```

2.29 SLEEP

```
Pause\ clock\ for\ specified\ amount\ of\ ticks
```

```
— SLEEP R (size: 1, duration: 4)
```

- SLEEP #0xHH (size: 1, duration: 5)
- SLEEP @Oxhh (size: 1, duration: 7)

2.30 SUB

Sub a value from a memory/register to register A and save it in register A. Overwrites B.

```
SUB R, @OxHH (size: 2, duration: 12)SUB A, R (size: 1, duration: 9)
```

2.31 XOR

XOR two registers, save the result to the first operand

```
— XOR A, B (size: 1, duration: 5)
```

- XOR A, A (size: 1, duration: 6)
- XOR U#, U# (size : 1, duration : 6)

3 Instructions (low level)

3.1 default

3.1.1 default: 0x00

Micro-instructions:

1. outPC, loadRAM

2. outRAM, loadInstruction, incPC

A. Viallon Page 10/42

3.2 ADD

$3.2.1 \quad ADD_A_to_A:0x01$

Micro-instructions:

1. outA, loadB

- 3. outALU, loadA
- $2. \ \mathtt{enableAdd}, \ \mathtt{loadALU}, \ \mathtt{outA}$
- 4. clearMIcounter

3.2.2 ADD_A_to_U0: 0x02

Micro-instructions:

1. outA, loadB

- 3. outALU, loadU0
- 2. enableAdd, loadALU, outU0
- 4. clearMIcounter

$3.2.3 \quad ADD_A_to_U1: 0x03$

 ${\it Micro-instructions}$:

1. outA, loadB

- 3. outALU, loadU1
- 2. enableAdd, loadALU, outU1
- 4. clearMIcounter

3.2.4 ADD_A_to_U2: 0x04

Micro-instructions:

1. outA, loadB

- 3. outALU, loadU2
- $2. \ \mathtt{enableAdd}, \ \mathtt{loadALU}, \ \mathtt{outU2}$
- 4. clearMIcounter

3.2.5 ADD_A_to_U3: 0x05

Micro-instructions:

1. outA, loadB

- 3. outALU, loadU3
- 2. enableAdd, loadALU, outU3
- 4. clearMIcounter

3.2.6 ADD_A_to_mem: 0x06

Micro-instructions:

1. outPC, loadRAM

- 5. enableAdd, loadALU, outA
- 2. outRAM, loadMemAddr, incPC
- 6. outALU, storeRAM
- 3. loadRAM, outMemAddr

4. outRAM, loadB

7. clearMIcounter

A. Viallon Page 11/42

3.2.7 ADD_B_to_A: 0x07

 ${\it Micro-instructions}$:

1. enableAdd, loadALU, outA

3. clearMIcounter

2. outALU, loadA

3.2.8 ADD_B_to_U0:0x08

Micro-instructions:

1. enableAdd, loadALU, outU0

3. clearMIcounter

2. outALU, loadU0

3.2.9 ADD_B_to_U1:0x09

Micro-instructions:

1. enableAdd, loadALU, outU1

3. clearMIcounter

2. outALU, loadU1

3.2.10 ADD_B_to_U2: 0x0a

Micro-instructions:

1. enableAdd, loadALU, outU2

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU2}$

3.2.11 ADD_B_to_U3: 0x0b

Micro-instructions:

 $1. \ \mathtt{enableAdd}, \ \mathtt{loadALU}, \ \mathtt{outU3}$

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU3}$

3.2.12 ADD_U0_to_A: 0x0c

 ${\it Micro-instructions}$:

 $1. \ \mathtt{outU0}, \, \mathtt{loadB}$

3. outALU, loadA

 $2. \ \mathtt{enableAdd}, \, \mathtt{loadALU}, \, \mathtt{outA}$

4. clearMIcounter

A. Viallon Page 12/42

3.2.13 ADD_U0_to_mem: 0x0d

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outU0
- 6. outALU, storeRAM
- 7. clearMIcounter

3.2.14 ADD_U1_to_A: 0x0e

Micro-instructions:

- 1. outU1, loadB
- 2. enableAdd, loadALU, outA
- 3. outALU, loadA
- 4. clearMIcounter

3.2.15 ADD_U1_to_mem: 0x0f

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outU1
- 6. outALU, storeRAM
- 7. clearMIcounter

3.2.16 ADD_U2_to_A: 0x10

Micro-instructions:

- 1. outU2, loadB
- $2. \ \mathtt{enableAdd}, \, \mathtt{loadALU}, \, \mathtt{outA}$
- 3. outALU, loadA
- 4. clearMIcounter

$3.2.17 \quad ADD_U2_to_mem: \texttt{0x11}$

 ${\it Micro-instructions}:$

- $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- $3. \ {\tt loadRAM}, \, {\tt outMemAddr}$
- $4. \ \mathtt{outRAM}, \, \mathtt{loadB}$

- 5. enableAdd, loadALU, outU2
- 6. outALU, storeRAM
- 7. clearMIcounter

3.2.18 ADD_U3_to_A: 0x12

Micro-instructions:

- 1. outU3, loadB
- 2. enableAdd, loadALU, outA
- 3. outALU, loadA
- 4. clearMIcounter

Page 13/42

A. Viallon

3.2.19 ADD_U3_to_mem: 0x13

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outU3
- 6. outALU, storeRAM
- 7. clearMIcounter

$3.2.20 \quad ADD_const_to_A : 0x14$

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- 3. enableAdd, loadALU, outA
- 4. outALU, loadA
- 5. clearMIcounter

$3.2.21 \quad ADD_const_to_U0:0x15$

Micro-instructions:

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \, \mathtt{loadB}, \, \mathtt{incPC}$
- 3. enableAdd, loadALU, outU0
- 4. outALU, loadUO
- 5. clearMIcounter

3.2.22 ADD_const_to_U1: 0x16

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \, \mathtt{loadB}, \, \mathtt{incPC}$
- $3. \ \mathtt{enableAdd}, \, \mathtt{loadALU}, \, \mathtt{outU1}$
- 4. outALU, loadU1
- 5. clearMIcounter

$3.2.23 \quad ADD_const_to_U2: \texttt{0x17}$

 ${\it Micro-instructions}$:

1. outPC, loadRAM

- $4. \, \, {\tt outALU}, \, {\tt loadU2}$
- $2. \ \mathtt{outRAM}, \ \mathtt{loadB}, \ \mathtt{incPC}$
- 3. enableAdd, loadALU, outU2
- 5. clearMIcounter

3.2.24 ADD_const_to_U3: 0x18

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- $3. \ \mathtt{enableAdd}, \ \mathtt{loadALU}, \ \mathtt{outU3}$

2. outRAM, loadB, incPC

5. clearMIcounter

4. outALU, loadU3

A. Viallon Page 14/42

3.2.25 ADD_const_to_const_in_A: 0x19

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM 5. enableAdd, loadALU, outA
- 2. outRAM, loadA, incPC
- 3. outPC, loadRAM

 6. outALU, loadA
- 4. outRAM, loadB, incPC 7. clearMIcounter

3.2.26 ADD_const_to_mem: 0x1a

Micro-instructions:

- $1. \ \mathtt{outPC}, \ \mathtt{loadRAM} \qquad \qquad 6. \ \mathtt{enableAdd}, \quad \mathtt{loadALU}, \quad \mathtt{outRAM},$
- 2. outRAM, loadMemAddr, incPC incPC
- 3. loadRAM, outMemAddr
 4. outRAM, loadB
 7. outALU, storeRAM
- 5. outPC, loadRAM 8. clearMIcounter

3.2.27 ADD_mem_to_A: 0x1b

Micro-instructions:

- 1. outPC, loadRAM 5. enableAdd, loadALU, outA
- 2. outRAM, loadMemAddr, incPC 6. outALU, loadA
- 3. loadRAM, outMemAddr
 4. outRAM, loadB
 7. clearMIcounter

3.2.28 ADD_mem_to_U0:0x1c

Micro-instructions:

- 1. outPC, loadRAM 5. enableAdd, loadALU, outU0
- 2. outRAM, loadMemAddr, incPC 6. outALU, loadU0
- 3. loadRAM, outMemAddr
 4. outRAM, loadB
 7. clearMIcounter

3.2.29 ADD_mem_to_U1:0x1d

Micro-instructions:

- 1. outPC, loadRAM 5. enableAdd, loadALU, outU1
- 2. outRAM, loadMemAddr, incPC 6. outALU, loadU1 3. loadRAM, outMemAddr
- 4. outRAM, loadB 7. clearMIcounter

A. Viallon Page 15/42

3.2.30 ADD_mem_to_U2:0x1e

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outU2
- 6. outALU, loadU2
- 7. clearMIcounter

3.2.31 ADD_mem_to_U3:0x1f

Micro-instructions:

- 1. outPC, loadRAM
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- 3. loadRAM, outMemAddr
- 4. outRAM, loadB

- 5. enableAdd, loadALU, outU3
- 6. outALU, loadU3
- 7. clearMIcounter

3.2.32 ADD_mem_to_mem: 0x20

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr
- 3. outMemAddr, loadRAM
- 4. outRAM, loadA, incPC
- 5. outPC, loadRAM6. outRAM, loadMemAddr

- $7. \ \mathtt{outMemAddr}, \ \mathtt{loadRAM}$
- 8. outRAM, loadB, incPC
- 9. loadALU, enableAdd, outA
- 10. outALU, storeRAM
- 11. clearMIcounter

3.3 AND

$3.3.1 \quad AND_A_B_to_itself: 0x21$

 ${\it Micro-instructions}$:

- 1. enableAND, loadALU, outA
- 3. clearMIcounter

2. outALU, loadA

3.3.2 AND_U0_B_to_itself: 0x22

Micro-instructions:

- 1. enableAND, loadALU, outU0
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU0}$

A. Viallon Page 16/42

3.3.3 AND_U1_B_to_itself: 0x23

 ${\it Micro-instructions}$:

- 1. enableAND, loadALU, outU1
- 3. clearMIcounter

2. outALU, loadU1

3.3.4 AND_U2_B_to_itself: 0x24

Micro-instructions:

- 1. enableAND, loadALU, outU2
- 3. clearMIcounter

2. outALU, loadU2

3.3.5 AND_U3_B_to_itself: 0x25

 ${\it Micro-instructions}$:

- 1. enableAND, loadALU, outU3
- 3. clearMIcounter

2. outALU, loadU3

3.4 CALL

3.4.1 CALL_addr: 0x26

Micro-instructions:

- outRetAddr, loadMemAddr
- 4. outRAM, loadMemAddr
- 2. outPCp1, storeRAM, incRet
- 5. loadPC, cond_always, outMemAddr

3. outPC, loadRAM

6. clearMIcounter

3.5 CMP

3.5.1 CMP_A_B: 0x27

Micro-instructions:

- $1. \ \mathtt{outB}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- 4. enableAdd, loadALU, outA
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 5. outALU, loadCmp

3. outALU, loadB

6. clearMIcounter

3.5.2 CMP_A_U0: 0x28

Micro-instructions:

- 1. outU0, enableNOT, loadALU
- 4. enableAdd, loadALU, outA
- 2. outALU, enableInc, loadALU
- 5. outALU, loadCmp

3. outALU, loadB

6. clearMIcounter

A. Viallon Page 17/42

3.5.3 CMP_A_U1: 0x29

Micro-instructions:

- 1. outU1, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- 5. outALU, loadCmp
- 6. clearMIcounter

3.5.4 CMP_A_U2: 0x2a

Micro-instructions:

- 1. outU2, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- 5. outALU, loadCmp
- 6. clearMIcounter

$3.5.5 \text{ CMP}_A_U3:0x2b$

Micro-instructions:

- 1. outU3, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outA
- 5. outALU, loadCmp
- 6. clearMIcounter

3.5.6 CMP_A_const: 0x2c

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- $3. \ \mathtt{outB}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- $4. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 5. outALU, loadB
- 6. enableAdd, loadALU, outA
- 7. outALU, loadCmp
- 8. clearMIcounter

3.5.7 CMP_A_mem: 0x2d

 ${\it Micro-instructions}:$

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- $4. \ \mathtt{outRAM}, \, \mathtt{loadB}$
- $5. \ \mathtt{outB}, \, \mathtt{enableNOT}, \, \mathtt{loadALU}$
- 6. outALU, enableInc, loadALU
- 7. outALU, loadB
- 8. enableAdd, loadALU, outA
- 9. outALU, loadCmp
- 10. clearMIcounter

A. Viallon Page 18/42

3.5.8 CMP_U0_A: 0x2e

 ${\it Micro-instructions}$:

- 1. outA, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- 4. enableAdd, loadALU, outU0
- 5. outALU, loadCmp
- 6. clearMIcounter

3.5.9 CMP_U0_const: 0x2f

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- 3. outB, enableNOT, loadALU
- 4. outALU, enableInc, loadALU
- 5. outALU, loadB
- 6. enableAdd, loadALU, outU0
- 7. outALU, loadCmp
- 8. clearMIcounter

3.5.10 CMP_U0_mem: 0x30

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 4. outRAM, loadB
- $5. \ \mathtt{outB}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- 6. outALU, enableInc, loadALU
- 7. outALU, loadB
- 8. enableAdd, loadALU, outU0
- 9. outALU, loadCmp
- 10. clearMIcounter

3.5.11 CMP_U1_A: 0x31

 ${\it Micro-instructions}:$

- $1. \ \mathtt{outA}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 3. outALU, loadB

- 4. enableAdd, loadALU, outU1
- 5. outALU, loadCmp
- 6. clearMIcounter

3.5.12 CMP_U1_const : 0x32

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- $3. \ \mathtt{outB}, \, \mathtt{enableNOT}, \, \mathtt{loadALU}$
- 4. outALU, enableInc, loadALU
- 5. outALU, loadB
- 6. enableAdd, loadALU, outU1
- 7. outALU, loadCmp
- 8. clearMIcounter

A. Viallon Page 19/42

3.5.13 CMP_U1_mem: 0x33

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 4. outRAM, loadB
- 5. outB, enableNOT, loadALU
- 6. outALU, enableInc, loadALU
- 7. outALU, loadB
- 8. enableAdd, loadALU, outU1
- 9. outALU, loadCmp
- 10. clearMIcounter

3.5.14 CMP_U2_A: 0x34

 ${\it Micro-instructions}:$

- 1. outA, enableNOT, loadALU
- 2. outALU, enableInc, loadALU
- 3. outALU, loadB

- $4. \ \mathtt{enableAdd}, \ \mathtt{loadALU}, \ \mathtt{outU2}$
- 5. outALU, loadCmp
- 6. clearMIcounter

3.5.15 CMP_U2_const : 0x35

Micro-instructions:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- 3. outB, enableNOT, loadALU
- $4. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 5. outALU, loadB
- 6. enableAdd, loadALU, outU2
- 7. outALU, loadCmp
- 8. clearMIcounter

3.5.16 CMP_U2_mem: 0x36

 ${\it Micro-instructions}:$

- $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- $4. \ \mathtt{outRAM}, \, \mathtt{loadB}$
- $5. \ \mathtt{outB}, \, \mathtt{enableNOT}, \, \mathtt{loadALU}$
- 6. outALU, enableInc, loadALU
- 7. outALU, loadB
- 8. enableAdd, loadALU, outU2
- 9. outALU, loadCmp
- 10. clearMIcounter

3.5.17 CMP_U3_A: 0x37

 ${\it Micro-instructions}:$

- $1. \ \mathtt{outA}, \ \mathtt{enableNOT}, \ \mathtt{loadALU}$
- $2. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 3. outALU, loadB

- 4. enableAdd, loadALU, outU3
- 5. outALU, loadCmp
- 6. clearMIcounter

A. Viallon Page 20/42

3.5.18 CMP_U3_const: 0x38

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- 2. outRAM, loadB, incPC
- 3. outB, enableNOT, loadALU
- 4. outALU, enableInc, loadALU
- 5. outALU, loadB
- 6. enableAdd, loadALU, outU3
- 7. outALU, loadCmp
- 8. clearMIcounter

$3.5.19 \quad CMP_U3_mem: 0x39$

 ${\it Micro-instructions}:$

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 4. outRAM, loadB
- $5. \ \mathtt{outB}, \, \mathtt{enableNOT}, \, \mathtt{loadALU}$
- $6. \ \mathtt{outALU}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$
- 7. outALU, loadB
- 8. enableAdd, loadALU, outU3
- 9. outALU, loadCmp
- 10. clearMIcounter

3.6 COPY

3.6.1 COPY_A_to_A: 0x3a

Micro-instructions:

1. outA, loadA

2. clearMIcounter

3.6.2 COPY_A_to_B: 0x3b

 ${\it Micro-instructions}:$

1. outA, loadB

2. clearMIcounter

3.6.3 COPY_A_to_U0: 0x3c

Micro-instructions:

1. outA, loadU0

2. clearMIcounter

3.6.4 COPY_A_to_U1: 0x3d

 ${\it Micro-instructions}$:

outA, loadU1

2. clearMIcounter

A. Viallon Page 21/42

3.6.5 COPY_A_to_U2:0x3e ${\it Micro-instructions}$: outA, loadU2 2. clearMIcounter 3.6.6 COPY_A_to_U3: 0x3f ${\it Micro-instructions}$: 2. clearMIcounter outA, loadU3 3.6.7 COPY_A_to_cmp: 0x40 ${\it Micro-instructions}:$ 1. outA, loadCmp 2. clearMIcounter 3.6.8 COPY_B_to_A: 0x41 ${\it Micro-instructions}$: 1. outB, loadA 2. clearMIcounter 3.6.9 COPY_B_to_B: 0x42 ${\it Micro-instructions}$: 1. outB, loadB 2. clearMIcounter 3.6.10 COPY_B_to_U0: 0x43 ${\it Micro-instructions}:$ 2. clearMIcounter 1. outB, loadU0 3.6.11 COPY_B_to_U1: 0x44 Micro-instructions:1. outB, loadU1 2. clearMIcounter 3.6.12 COPY_B_to_U2: 0x45 ${\it Micro-instructions}:$ 1. outB, loadU2 2. clearMIcounter

A. Viallon Page 22/42

 ${\it Micro-instructions}$: 1. outB, loadU3 2. clearMIcounter 3.6.14 COPY_B_to_cmp: 0x47 Micro-instructions:2. clearMIcounter $1. \ \mathtt{outB}, \ \mathtt{loadCmp}$ 3.6.15 COPY_U0_to_A: 0x48 Micro-instructions:1. outUO, loadA 2. clearMIcounter 3.6.16 COPY_U0_to_B: 0x49 ${\it Micro-instructions}$: 1. outUO, loadB 2. clearMIcounter 3.6.17 COPY_U0_to_cmp: 0x4a ${\it Micro-instructions}$: 1. outU0, loadCmp 2. clearMIcounter 3.6.18 COPY_U1_to_A: 0x4b ${\it Micro-instructions}:$ 2. clearMIcounter 1. outU1, loadA 3.6.19 COPY_U1_to_B: 0x4c Micro-instructions:1. outU1, loadB 2. clearMIcounter 3.6.20 COPY_U1_to_cmp: 0x4d ${\it Micro-instructions}$: 2. clearMIcounter 1. outU1, loadCmp

3.6.13 COPY_B_to_U3: 0x46

A. Viallon Page 23/42

3.6.21 COPY_U2_to_A: 0x4e

 ${\it Micro-instructions}$:

1. outU2, loadA 2. clearMIcounter

3.6.22 COPY_U2_to_B: 0x4f

Micro-instructions:

1. outU2, loadB 2. clearMIcounter

3.6.23 COPY_U2_to_cmp: 0x50

 ${\it Micro-instructions}:$

1. outU2, loadCmp 2. clearMIcounter

3.6.24 COPY_U3_to_A: 0x51

Micro-instructions:

1. outU3, loadA 2. clearMIcounter

 $3.6.25 \quad COPY_U3_to_B: \texttt{0x52}$

 ${\it Micro-instructions}$:

1. outU3, loadB 2. clearMIcounter

3.6.26 COPY_U3_to_cmp: 0x53

Micro-instructions:

1. outU3, loadCmp 2. clearMIcounter

3.6.27 COPY_mem: 0x54

 ${\it Micro-instructions}$:

1. outPC, loadRAM 5. outPC, loadRAM

2. outRAM, loadMemAddr, incPC 6. outRAM, loadMemAddr, incPC

3. outMemAddr, loadRAM 7. storeRAM, outB 4. outRAM, loadB 8. clearMIcounter

A. Viallon Page 24/42

3.6.28 COPY_mem_to_cmp: 0x55

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM 4. outRAM, loadCmp
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- 3. outMemAddr, loadRAM 5. clearMIcounter

3.7 DEC

3.7.1 DEC_A: 0x56

 ${\it Micro-instructions}$:

- 1. outA, enableDEC, loadALU 3. clearMIcounter
- 2. outALU, loadA

3.7.2 DEC_B: 0x57

 ${\it Micro-instructions}$:

- 1. outB, enableDEC, loadALU 3. clearMIcounter
- 2. outALU, loadB

3.7.3 DEC_U0: 0x58

Micro-instructions:

- 1. outU0, enableDEC, loadALU 3. clearMIcounter
- 2. outALU, loadU0

3.7.4 DEC_U1: 0x59

 ${\it Micro-instructions}:$

- $1. \ \mathtt{outU1}, \ \mathtt{enableDEC}, \ \mathtt{loadALU}$
 - 3. clearMIcounter
- 2. outALU, loadU1

3.7.5 DEC_U2: 0x5a

Micro-instructions:

- 1. outU2, enableDEC, loadALU
- 3. clearMIcounter

2. outALU, loadU2

A. Viallon Page 25/42

3.7.6 DEC_U3: 0x5b Micro-instructions: 1. outU3, enableDEC, loadALU 2. outALU, loadU3 3.7.7 DEC_mem: 0x5c Micro-instructions: 1. outPC, loadRAM 2. outRAM, loadMemAddr, incPC 3. outMemAddr, loadRAM 3.8 DISPLAY 3.8.1 DISPLAY_A: 0x5d Micro-instructions: 1. outA, loadDisplay

4. outRAM, enableDEC, loadALU

5. outALU, storeRAM

3. clearMIcounter

6. clearMIcounter

2. clearMIcounter

3.8.2 DISPLAY_B: 0x5e

Micro-instructions:

 $1. \ \mathtt{outB}, \ \mathtt{loadDisplay}$

 $2. \ {\tt clearMIcounter}$

3.8.3 DISPLAY_U0: 0x5f

 ${\it Micro-instructions}:$

 $1. \ \mathtt{outU0}, \ \mathtt{loadDisplay}$

2. clearMIcounter

 $3.8.4 \quad DISPLAY_U1: 0x60$

Micro-instructions:

 $1. \ \mathtt{outU1}, \ \mathtt{loadDisplay}$

2. clearMIcounter

3.8.5 DISPLAY_U2: 0x61

Micro-instructions:

 $1. \ \mathtt{outU2}, \ \mathtt{loadDisplay}$

2. clearMIcounter

A. Viallon Page 26/42

3.8.6 DISPLAY_U3: 0x62

 ${\it Micro-instructions}$:

1. outU3, loadDisplay

2. clearMIcounter

3.8.7 DISPLAY_mem: 0x63

Micro-instructions:

 $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$

- 2. outRAM, loadMemAddr, incPC
- 3. loadRAM, outMemAddr
- 4. outRAM, loadDisplay
- 5. clearMIcounter

3.9 FAIL

3.9.1 FAIL: 0x64

Micro-instructions:

1. error, halt

3.10 HALT

3.10.1 HALT: 0x65

 ${\it Micro-instructions}$:

1. halt

3.11 INC

3.11.1 INC_A: 0x66

 ${\it Micro-instructions}$:

- 1. outA, enableInc, loadALU
- 2. outALU, loadA

3. clearMIcounter

3.11.2 INC_B: 0x67

 ${\it Micro-instructions}:$

- 1. outB, enableInc, loadALU
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \, \mathtt{loadB}$

A. Viallon Page 27/42

3.11.3 INC_U0: 0x68

 ${\it Micro-instructions}$:

1. outU0, enableInc, loadALU

2. outALU, loadU0

3. clearMIcounter

3.11.4 INC_U1: 0x69

Micro-instructions:

1. outU1, enableInc, loadALU

2. outALU, loadU1

3. clearMIcounter

3.11.5 INC_U2: 0x6a

Micro-instructions:

 $1. \ \mathtt{outU2}, \, \mathtt{enableInc}, \, \mathtt{loadALU}$

3. clearMIcounter

2. outALU, loadU2

3.11.6 INC_U3: 0x6b

Micro-instructions:

1. outU3, enableInc, loadALU

3. clearMIcounter

2. outALU, loadU3

3.11.7 INC_mem: 0x6c

Micro-instructions:

1. outPC, loadRAM

4. outRAM, enableInc, loadALU

2. outRAM, loadMemAddr, incPC

5. outALU, storeRAM

3. outMemAddr, loadRAM

6. clearMIcounter

3.12 JMP

3.12.1 JMP_const: 0x6d

Micro-instructions:

1. outPC, loadRAM

3. clearMIcounter

 $2. \ \mathtt{outRAM}, \ \mathtt{loadPC}, \ \mathtt{cond_always}$

A. Viallon Page 28/42

3.12.2 JMP_if_eq: 0x6e

 ${\it Micro-instructions}$:

1. outPC, loadRAM 3. outRAM, loadPC, cond_null

2. incPC 4. clearMIcounter

3.12.3 JMP_if_ge: 0x6f

 ${\it Micro-instructions}:$

1. outPC, loadRAM cond_null

2. incPC

3. outRAM, loadPC, cond_pos, 4. clearMIcounter

3.12.4 JMP_if_gt: 0x70

Micro-instructions:

1. outPC, loadRAM cond_not_null

 $2.\ {\tt incPC}$

3. outRAM, loadPC, cond_pos, 4. clearMIcounter

3.12.5 JMP_if_le: 0x71

 $Micro\mbox{-}instructions:$

1. outPC, loadRAM cond_null

 $2.\ \mathtt{incPC}$

3. outRAM, loadPC, cond_neg, 4. clearMIcounter

3.12.6 JMP_if_lt: 0x72

Micro-instructions:

1. outPC, loadRAM cond_not_null

2. incPC

3. outRAM, loadPC, cond_neg, 4. clearMIcounter

$3.12.7 \quad JMP_if_neq: 0x73$

 ${\it Micro-instructions}:$

1. outPC, loadRAM invert_cond

 $2.\ {\tt incPC}$

3. outRAM, loadPC, cond_null, 4. clearMIcounter

A. Viallon Page 29/42

3.12.8 JMP_not_sel_bit_0:0x74

 ${\it Micro-instructions}$:

1. outPC, loadRAM invert_cond

2. incPC

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.12.9 JMP_not_sel_bit_1:0x75

Micro-instructions:

1. outPC, loadRAM invert_cond, selector0

2. incPC

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.12.10 JMP_not_sel_bit_2:0x76

Micro-instructions:

1. outPC, loadRAM invert_cond, selector1

2. incPC

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

$3.12.11 \quad JMP_not_sel_bit_3:0x77$

 ${\it Micro-instructions}$:

1. outPC, loadRAM invert_cond, selector0,

2. incPC selector1

 $3. \ \mathtt{outRAM}, \mathtt{loadPC}, \mathtt{cond_selected_bit}, \quad \ 4. \ \mathtt{clearMIcounter}$

3.12.12 JMP_not_sel_bit_4: 0x78

Micro-instructions:

1. outPC, loadRAM invert_cond, selector2

2. incPC

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.12.13 JMP_not_sel_bit_5: 0x79

 ${\it Micro-instructions}$:

1. outPC, loadRAM invert_cond, selector0,

2. incPC selector2

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

A. Viallon Page 30/42

3.12.14 JMP_not_sel_bit_6:0x7a

 ${\it Micro-instructions}$:

1. outPC, loadRAM invert_cond, selector1,

2. incPC selector2

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.12.15 JMP_not_sel_bit_7:0x7b

 ${\it Micro-instructions}:$

1. outPC, loadRAM invert_cond, selector0,

2. incPC selector2

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.12.16 JMP_ptr: 0x7c

Micro-instructions:

1. outPC, loadRAM 4. outRAM, loadPC, cond_always

 $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}$

3. outMemAddr, loadRAM 5. clearMIcounter

3.12.17 JMP_sel_bit_0: 0x7d

 ${\it Micro-instructions}$:

1. outPC, loadRAM 3. outRAM, loadPC, cond_selected_bit

2. incPC 4. clearMIcounter

3.12.18 JMP_sel_bit_1: 0x7e

 ${\it Micro-instructions}$:

1. outPC, loadRAM selector0

 $2.\ {\tt incPC}$

 $3. \ \mathtt{outRAM}, \mathtt{loadPC}, \mathtt{cond_selected_bit}, \qquad 4. \ \mathtt{clearMIcounter}$

$3.12.19 \hspace{0.1in} JMP_sel_bit_2: \texttt{0x7f}$

Micro-instructions:

1. outPC, loadRAM selector1

 $2.\ \mathtt{incPC}$

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

A. Viallon Page 31/42

3.12.20 JMP_sel_bit_3: 0x80

 ${\it Micro-instructions}$:

1. outPC, loadRAM selector0, selector1

2. incPC

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.12.21 JMP_sel_bit_4: 0x81

 ${\it Micro-instructions}:$

1. outPC, loadRAM selector2

 $2. \; {\tt incPC}$

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.12.22 JMP_sel_bit_5: 0x82

Micro-instructions:

1. outPC, loadRAM selector0, selector2

 $2. \ {\tt incPC}$

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.12.23 JMP_sel_bit_6:0x83

 ${\it Micro-instructions}$:

1. outPC, loadRAM selector1, selector2

 $2.\ \mathtt{incPC}$

 $3. \ \mathtt{outRAM}, \mathtt{loadPC}, \mathtt{cond_selected_bit}, \qquad 4. \ \mathtt{clearMIcounter}$

$3.12.24 \quad JMP_sel_bit_7:0x84$

Micro-instructions:

1. outPC, loadRAM selector0, selector1, selector2

2. incPC

3. outRAM, loadPC, cond_selected_bit, 4. clearMIcounter

3.13 LED

3.13.1 LED_tgl: 0x85

Micro-instructions:

1. flipLed 2. clearMIcounter

A. Viallon Page 32/42

3.14 LOAD

$3.14.1 \quad LOAD_const_to_A : 0x86$

Micro-instructions:

1. outPC, loadRAM

- 3. clearMIcounter
- 2. outRAM, loadA, incPC

$3.14.2 \quad LOAD_const_to_B : 0x87$

 ${\it Micro-instructions}:$

1. outPC, loadRAM

- 3. clearMIcounter
- 2. outRAM, loadB, incPC

3.14.3 LOAD_const_to_U0: 0x88

 ${\it Micro-instructions}$:

1. outPC, loadRAM

- 3. clearMIcounter
- 2. outRAM, loadUO, incPC

3.14.4 LOAD_const_to_U1: 0x89

Micro-instructions:

1. outPC, loadRAM

- 3. clearMIcounter
- 2. outRAM, loadU1, incPC

$3.14.5 \quad LOAD_const_to_U2: 0x8a$

 ${\it Micro-instructions}$:

 $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$

- 3. clearMIcounter
- $2. \ \mathtt{outRAM}, \ \mathtt{loadU2}, \ \mathtt{incPC}$

3.14.6 LOAD_const_to_U3: 0x8b

Micro-instructions:

1. outPC, loadRAM

- 3. clearMIcounter
- $2. \ \mathtt{outRAM}, \ \mathtt{loadU3}, \ \mathtt{incPC}$

A. Viallon Page 33/42

3.14.7 LOAD_ptr_to_A : 0x8c

 ${\it Micro-instructions}$:

- outPC, loadRAM
- 4. outRAM, loadA
- outRAM, loadMemAddr, incPC
 outMemAddr, loadRAM
- 5. clearMIcounter

3.14.8 LOAD_ptr_to_B: 0x8d

Micro-instructions:

1. outPC, loadRAM

- 4. outRAM, loadB
- $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$
- 3. outMemAddr, loadRAM
- 5. clearMIcounter

$3.14.9 \quad LOAD_ptr_to_U0: 0x8e$

Micro-instructions:

1. outPC, loadRAM

- 4. outRAM, loadUO
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- 5. clearMIcounter

$3.14.10 \quad LOAD_ptr_to_U1:0x8f$

 ${\it Micro-instructions}$:

1. outPC, loadRAM

- 4. outRAM, loadU1
- 2. outRAM, loadMemAddr, incPC
- $3. \ \mathtt{outMemAddr}, \ \mathtt{loadRAM}$
- 5. clearMIcounter

3.14.11 LOAD_ptr_to_U2: 0x90

Micro-instructions:

1. outPC, loadRAM

- 4. outRAM, loadU2
- 2. outRAM, loadMemAddr, incPC
- $3. \ \mathtt{outMemAddr}, \ \mathtt{loadRAM}$
- 5. clearMIcounter

3.14.12 LOAD_ptr_to_U3: 0x91

Micro-instructions:

 $1. \ \mathtt{outPC}, \ \mathtt{loadRAM}$

- 4. outRAM, loadU3
- 2. outRAM, loadMemAddr, incPC
- 3. outMemAddr, loadRAM
- $5. \ {\tt clearMIcounter}$

A. Viallon Page 34/42

3.15 NEG

3.15.1 NEG_A: 0x92

Micro-instructions:

- $1. \ \mathtt{outA}, \ \mathtt{enableNOT}, \ \mathtt{loadALU} \qquad \qquad 3. \ \mathtt{outALU}, \ \mathtt{loadA}$
- 2. outALU, enableInc, loadALU 4. clearMIcounter

3.15.2 NEG_B: 0x93

Micro-instructions:

- 1. outB, enableNOT, loadALU 3. outALU, loadB
- 2. outALU, enableInc, loadALU 4. clearMIcounter

3.15.3 NEG_U0: 0x94

Micro-instructions:

- 1. outUO, enableNOT, loadALU 3. outALU, loadUO
- $2. \ \, {\tt outALU}, \, {\tt enableInc}, \, {\tt loadALU} \qquad \qquad 4. \, \, {\tt clearMIcounter}$

3.15.4 NEG_U1: 0x95

 ${\it Micro-instructions}:$

- outU1, enableNOT, loadALU
 outALU, enableInc, loadALU
 clearMIcounter
- 3.15.5 NEG_U2: 0x96

Micro-instructions:

- outU2, enableNOT, loadALU
 outALU, enableInc, loadALU
 clearMIcounter
- 3.15.6 NEG_U3: 0x97

 ${\it Micro-instructions}:$

outU3, enableNOT, loadALU
 outALU, enableInc, loadALU
 clearMIcounter

A. Viallon Page 35/42

3.15.7 NEG_mem: 0x98

 ${\it Micro-instructions}$:

- 1. outPC, loadRAM
- 2. outRAM, loadMemAddr
- $3. \ \mathtt{outMemAddr}, \, \mathtt{loadRAM}, \, \mathtt{incPC}$
- 4. outRAM, enableNOT, loadALU
- 5. outALU, enableInc, loadALU
- $6. \ \mathtt{outALU}, \, \mathtt{storeRAM}$
- 7. clearMIcounter

3.16 NOP

3.16.1 NOP: 0x99

 ${\it Micro-instructions}:$

1. clearMIcounter

3.17 NOT

3.17.1 NOT_A: 0x9a

Micro-instructions:

- 1. enableNOT, loadALU, outA
- 2. outALU, loadA

3. clearMIcounter

3.17.2 NOT_B: 0x9b

 ${\it Micro-instructions}$:

- $1. \ \mathtt{enable NOT}, \ \mathtt{loadALU}, \ \mathtt{outB}$
- 2. outALU, loadB

3. clearMIcounter

3.17.3 NOT_U0: 0x9c

Micro-instructions:

- $1. \ \mathtt{enable NOT}, \ \mathtt{loadALU}, \ \mathtt{out UO}$
- 2. outALU, loadU0

3. clearMIcounter

3.17.4 NOT_U1: 0x9d

Micro-instructions:

- 1. enableNOT, loadALU, outU1
- $2. \ \mathtt{outALU}, \ \mathtt{loadU1}$

3. clearMIcounter

A. Viallon Page 36/42

3.17.5 NOT_U2: 0x9e

 ${\it Micro-instructions}$:

- 1. enableNOT, loadALU, outU2
- 3. clearMIcounter

2. outALU, loadU2

3.17.6 NOT_U3: 0x9f

Micro-instructions:

- 1. enableNOT, loadALU, outU3
- 3. clearMIcounter

2. outALU, loadU3

3.18 OR

$3.18.1 \quad OR_A_B_to_itself: {\tt OxaO}$

 ${\it Micro-instructions}:$

- 1. enableOR, loadALU, outA
- 3. clearMIcounter

2. outALU, loadA

3.18.2 OR_U0_B_to_itself: 0xa1

 ${\it Micro-instructions}$:

- 1. enableOR, loadALU, outUO
- 3. clearMIcounter

2. outALU, loadU0

$3.18.3 \quad OR_U1_B_to_itself: \texttt{0xa2}$

 ${\it Micro-instructions}:$

- 1. enableOR, loadALU, outU1
- 3. clearMIcounter

2. outALU, loadU1

$3.18.4 \quad OR_U2_B_to_itself: \texttt{0xa3}$

 ${\it Micro-instructions}$:

- 1. enableOR, loadALU, outU2
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU2}$

A. Viallon Page 37/42

3.18.5 OR_U3_B_to_itself: 0xa4

 ${\it Micro-instructions}$:

- 1. enableOR, loadALU, outU3
- 3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU3}$

3.19 RET

3.19.1 RET: 0xa5

Micro-instructions:

1. decRet

- 3. outRAM, loadPC, cond_always
- $2. \ \mathtt{outRetAddr}, \ \mathtt{loadRAM}$
- 4. clearMIcounter

3.20 SHIFTL

3.20.1 SHIFTL_A: 0xa6

Micro-instructions:

- 1. outA, enableSHIFTL, loadALU
- 3. clearMIcounter

2. outALU, loadA

3.20.2 SHIFTL_B: 0xa7

Micro-instructions:

- 1. outB, enableSHIFTL, loadALU
- 3. clearMIcounter

2. outALU, loadB

3.20.3 SHIFTL_U0: 0xa8

 ${\it Micro-instructions}$:

- 1. outU0, enableSHIFTL, loadALU
- 3. clearMIcounter

2. outALU, loadU0

3.20.4 SHIFTL_U1: 0xa9

Micro-instructions:

- 1. outU1, enableSHIFTL, loadALU
- clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU1}$

A. Viallon Page 38/42

3.20.5 SHIFTL_U2: 0xaa

 ${\it Micro-instructions}$:

1. outU2, enableSHIFTL, loadALU

3. clearMIcounter

2. outALU, loadU2

3.20.6 SHIFTL_U3: 0xab

Micro-instructions:

1. outU3, enableSHIFTL, loadALU

3. clearMIcounter

2. outALU, loadU3

3.21 **SHIFTR**

3.21.1 SHIFTR_A: 0xac

 ${\it Micro-instructions}$:

1. outA, enableSHIFTR, loadALU

3. clearMIcounter

2. outALU, loadA

3.21.2 SHIFTR_B: 0xad

Micro-instructions:

1. outB, enableSHIFTR, loadALU

3. clearMIcounter

2. outALU, loadB

3.21.3 SHIFTR_U0: 0xae

 ${\it Micro-instructions}$:

1. outU0, enableSHIFTR, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU0}$

3.21.4 SHIFTR_U1: 0xaf

 ${\it Micro-instructions}:$

1. outU1, enableSHIFTR, loadALU

3. clearMIcounter

 $2. \ \mathtt{outALU}, \ \mathtt{loadU1}$

A. Viallon Page 39/42

3.21.5 SHIFTR_U2: 0xb0

 ${\it Micro-instructions}$:

1. outU2, enableSHIFTR, loadALU

3. clearMIcounter

2. outALU, loadU2

3.21.6 SHIFTR_U3: 0xb1

Micro-instructions:

1. outU3, enableSHIFTR, loadALU

3. clearMIcounter

2. outALU, loadU3

3.22 SLEEP

3.22.1 SLEEP_A: 0xb2

Micro-instructions:

1. outA, loadSleep, incPC

2. clearMIcounter

3.22.2 SLEEP_B: 0xb3

Micro-instructions:

1. outB, loadSleep, incPC

2. clearMIcounter

3.22.3 SLEEP_U0: 0xb4

 ${\it Micro-instructions}$:

1. outU0, loadSleep, incPC

2. clearMIcounter

$\mathbf{3.22.4} \quad \mathbf{SLEEP} \underline{\mathbf{U1}} : \mathtt{0xb5}$

 ${\it Micro-instructions}$:

1. outU1, loadSleep, incPC

2. clearMIcounter

3.22.5 SLEEP_U2: 0xb6

Micro-instructions:

1. outU2, loadSleep, incPC

2. clearMIcounter

A. Viallon Page 40/42

3.22.6 SLEEP_U3: 0xb7

 ${\it Micro-instructions}$:

1. outU3, loadSleep, incPC 2. clearMIcounter

3.22.7 SLEEP_const: 0xb8

 ${\it Micro-instructions}:$

1. outPC, loadRAM 3. clearMIcounter

 $2. \ \mathtt{outRAM}, \ \mathtt{loadSleep}, \ \mathtt{incPC}$

3.22.8 SLEEP_mem: 0xb9

 ${\it Micro-instructions}$:

1. outPC, loadRAM 4. outRAM, loadSleep

 $2. \ \mathtt{outRAM}, \ \mathtt{loadMemAddr}, \ \mathtt{incPC}$

3. loadRAM, outMemAddr 5. clearMIcounter

3.23 STORE

$3.23.1 \quad STORE_A_to_address: Oxba$

Micro-instructions:

1. outPC, loadRAM 3. storeRAM, outA
2. outRAM, loadMemAddr, incPC 4. clearMIcounter

3.23.2 STORE_B_to_address: 0xbb

Micro-instructions:

outPC, loadRAM
 outRAM, loadMemAddr, incPC
 clearMIcounter

3.23.3 STORE_PCp1_to_address: 0xbc

Micro-instructions:

1. outPC, loadRAM 3. storeRAM, outPCp1
2. outRAM, loadMemAddr, incPC 4. clearMIcounter

A. Viallon Page 41/42

3.23.4 STORE_U0_to_address: 0xbd

 ${\it Micro-instructions}$:

1. outPC, loadRAM 3. storeRAM, outU0
2. outRAM, loadMemAddr, incPC 4. clearMIcounter

${\bf 3.23.5 \quad STORE_U1_to_address: 0xbe}$

Micro-instructions:

outPC, loadRAM
 outRAM, loadMemAddr, incPC
 dearMIcounter

${\bf 3.23.6 \quad STORE_U2_to_address:0xbf}$

Micro-instructions:

outPC, loadRAM
 outRAM, loadMemAddr, incPC
 dearMIcounter

3.23.7 STORE_U3_to_address: 0xc0

Micro-instructions:

1. outPC, loadRAM 3. storeRAM, outU3
2. outRAM, loadMemAddr, incPC 4. clearMIcounter

3.23.8 STORE_const_to_address: 0xc1

 ${\it Micro-instructions}$:

1. outPC, loadRAM 4. storeRAM, outRAM, incPC

2. outRAM, loadMemAddr, incPC

3. outPC, loadRAM 5. clearMIcounter

3.24 SUB

3.24.1 SUB_A_to_A: 0xc2

 ${\it Micro-instructions}$:

1. outA, loadB 5. enableAdd, loadALU, outA

2. outB, enableNOT, loadALU 6. outALU, loadA

3. outALU, enableInc, loadALU

4. outALU, loadB 7. clearMIcounter

A. Viallon Page 42/42