Project Timeline

Task	Start Date	End Date
Project Proposal	5-Jan	20-Mar
Documentation	16-Jan	21-Aug
Theorical Desiging	16-Jan	25-Feb
Testing/Confirming	26-Jan	20-Mar
Applicable Re-Design	20-Mar	3-Apr
Simulating	27-Mar	17-Apr
Constructing	10-Apr	1-May
Testing/Stressing	24-Apr	8-May
Optimizing	1-May	22-May
Reconfiguring	15-May	29-May
Implemeting	22-May	21-Aug
Improving	29-May	14-Aug
Finalizing Presention/Documentation	29-May	21-Aug
Final Testing/Confiuration Setup	7-Aug	21-Aug



Duration (days)
74
217
40
53
14
21
21
14
21
14
91
77
84
14

an



Notes
This contains in full the reason behind the project and all of the processes that encompass it.
This will a be a process of documenting all intecations and ideas associated with the project
This entitles the theoretical desiging the entire system from start to finish based on models and diagran
This ecompasses testing all devices for optimum usage and parts for cofirmation on desired specifcatic
This will comprise of taking the original deisgn and compiling all components into a fluid electrical sy
This will ecompass building simulatable computer designs of all modules of the project and simulating
This will be a process focuses on simply physically constrcuting the protoype of the system for testing
This will consist of testing the device and stressing it to its local range of pheseable operation
This will aim at increasing that range of operation so as to make the device more effective and effceint
This will consist of taking the data from the testing and optimization and compiling it into a configurat
This will be the process of impelemting the newly configured design with the desired purpose of that d
This will consist of taking new and improved steps at changing the newly implemented device to impo
This is the compliation of the project from start to finish and the problems, processies utilized, and ove
This is the final stage of testing that will demonstrate the final effectivness of the device as well as its c



ns
ons and proof
ystem cabable
g their process
and optimiza

tion which wi
device so as to
orve functiona
erall achiveme
completeness