Control System Desgin: Lab 3

David M Houston Aram Andriesian

Oregon Institute of Technology

April 21, 2015

Contents

1	Scar	nning Fabry-Perot Interferometer Driver	4
	1.1	Beta Version	4
	1.2	Conclusion	4

List of Figures

1.1	Schematic Layout Design	5
1.2	Maximum AC Signal and Maximum DC offset	7
1.3	Maximum AC Signal and Minimum DC offset	8
1.4	Minimum AC Signal and Maximum DC offset	9
1.5	Minimum AC Signal and Minimum DC offset	10

List of Tables

1.1 Resistor Values for Specific Signal Outputs		6
---	--	---

Section 1

Scanning Fabry-Perot Interferometer Driver

1.1 Beta Version

The following setup was designed to deliver a sawtooth voltage signal to a piezoelectric device for the purpose of driving a scanning Fabry-Perot Interferometer (sFPI). Figure 1.1 lays out the setup as well as the tested values for optimal performance.

The following output was obtained by running simulations and changing the following values for each consecutive run (see Table 1.1). The following images correspond to the table values.

1.2 Conclusion

Live circuit testing will be the next phase in the process. Most of this has already been done and proven, however, newer modifications may prove different results with new challenges that will need to be overcome. Overlooking this model the only issue I see is the variable DC voltage regulator I am using only allows for a minimum of 1.2 V when the AC signal is at its minimum. This issues severity will be determined in future tests.




Figure 1.1: Schematic Layout Design

Resistor	Values for Specific Signal Output Specifications
	Maximum AC Signal and Maximum DC offset
Resistor	Value
R_9	$4k~\Omega$
R_{10}	$5k~\Omega$
	Maximum AC Signal and Minimum DC offset
Resistor	Value
R_9	$4k~\Omega$
R_{10}	$100~\Omega$
	Minimum AC Signal and Maximum DC offset
Resistor	Value
R_9	$100~\Omega$
R_{10}	$5k~\Omega$
	Minimum AC Signal and Minimum DC offset
Resistor	Value
R_9	$100~\Omega$
R_{10}	Ω

Table 1.1: Resistor Values for Specific Signal Outputs




Figure 1.2: Maximum AC Signal and Maximum DC offset




Figure 1.3: Maximum AC Signal and Minimum DC offset




Figure 1.4: Minimum AC Signal and Maximum DC offset




Figure 1.5: Minimum AC Signal and Minimum DC offset