


# Project Timeline

Task	Start Date	End Date
Project Proposal	5-Jan	20-Mar
Documentation	16-Jan	21-Aug
Theoretical Desiging	16-Jan	25-Feb
Testing/Confirming	26-Jan	20-Mar
Applicable Re-Design	20-Mar	3-Apr
Simulating	27-Mar	17-Apr
Constructing	10-Apr	1-May
Testing/Stressing	24-Apr	8-May
Optimizing	1-May	22-May
Reconfiguring	15-May	29-May
Implemeting	22-May	21-Aug
Improving	29-May	14-Aug
Finalizing Presention/Documentation	29-May	21-Aug
Final Testing/Confiruation Setup	7-Aug	21-Aug







Duration (days)
74
217
40
53
14
21
21
14
21
14
91
77
84
14







### Notes

This contains in full the reason behind the project and all of the processes that encompass it.

This will be a process of documenting all intentions and ideas associated with the project

This entails the theoretical designing the entire system from start to finish based on models and diagrams

This encompasses testing all devices for optimum usage and parts for confirmation on desired specifications

This will comprise of taking the original design and compiling all components into a fluid electrical system

This will encompass building simulatable computer designs of all modules of the project and simulating

This will be a process focuses on simply physically constructing the prototype of the system for testing

This will consist of testing the device and stressing it to its local range of phaseable operation

This will aim at increasing that range of operation so as to make the device more effective and efficient


This will consist of taking the data from the testing and optimization and compiling it into a configuration

This will be the process of implementing the newly configured design with the desired purpose of that design

This will consist of taking new and improved steps at changing the newly implemented device to improve

This is the compilation of the project from start to finish and the problems, processes utilized, and overall

This is the final stage of testing that will demonstrate the final effectiveness of the device as well as its cost





ns  
ons and proof  
ystem cabable  
g their process  
and optimiza

:  
tion which wi  
evice so as to  
rve functiona  
rall achiveme  
completeness

|

