# DEPARTMENT OF COMPUTER ENGINEERING, FACULTY OF ENGINEERING, UNIVERSITY OF JAFFNA

### EC5110 - Computer Architecture and Organization

### LABORATORY SESSION 3

### Design and Simulation of a single cycle MIPS processor

(Time duration 3 hours only)

# AIM: Design of a single cycle MIPS processor

## **Objectives:**

- Understanding HDL code of components of the single MIPS processor
- Designing modules using Verilog
- Testing HDL design of a single MIPS processor

#### **Software:**

- ModelSim Intel FPGA Starter Edition Model Technology ModelSim Intel FPGA
- Quartus Prime 20.1 Lite

**Exercises:** You have been given Verilog files for all components of the single cycle MIPS processor. However, the Verilog file for ALU control is blank.




Figure 1: Single cycle datapath without jump

- Refer the other files and write the Verilog code for the "alu" module.
- Test the module using the given test bench

### The data file given is based on the following code:

```
# mipstest.asm
# David_Harris@hmc.edu, Sarah_Harris@hmc.edu 31 March 2012
# Test the MIPS processor.
# add, sub, and, or, slt, addi, lw, sw, beq, j
# If successful, it should write the value 7 to address 84
             Assembly
                                      Description
                                                                        Address
                                                                                      Machine
            Assembly description addi $2, $0, 5  # initialize $2 = 5 addi $3, $0, 12  # initialize $3 = 12 addi $7, $3, -9  # initialize $7 = 3 or $4, $7, $2  # $4 = (3 OR 5) = 7 and $5, $3, $4  # $5 = (12 AND 7) = 4 add $5, $5, $4
main:
                                                                       0
                                                                                      20020005
                                                                                      2003000c
                                                                       8
                                                                                      2067fff7
                                                                                      00e22025
                                                                       10
                                                                                      00642824
             add $5, $5, $4
                                                                       14
                                                                                      00a42820
                                                                       18
             beq $5, $7, end # shouldn't be taken
                                                                                      10a7000a
             slt $4, $3, $4
                                        \# $4 = 12 < 7 = 0
                                                                        1c
                                                                                      0064202a
             beq $4, $0, around #should be taken
                                                                        20
                                                                                      10800001
           addi $5, $0, 0  # shouldn't happen
slt $4, $7, $2  # $4 = 3 < 5 = 1
                                                                        24
                                                                                      20050000
                                                                        28
around:
                                                                                      00e2202a
                                  # $7 = 1 + 11 = 12
# $7 = 12 - 5 = 7
# [80] = 7
# $2 = [80] = 7
                                                                       2c
             add $7, $4, $5
sub $7, $7, $2
                                                                                      00853820
                                                                        30
                                                                                      00e23822
             sw $7,68($3)
                                                                       34
38
                                                                                      ac670044
             1w $2,80($0)
                                                                                      8c020050
             addi $2, $0, 1
                                        # should be taken
                                                                                      08000011
                                        # shouldn't happen
                                                                                      20020001
             sw $2,84($0)
                                        # write mem[84] = 7
                                                                       44
                                                                                      ac020054
end:
```

Figure 2: Assembly and machine code for MIPS test program

#### **Submission:**

- You only change in the code for the alu module
- Write a report which consists of the output results recorded as screenshots.
- The report should be a word file with name as L3\_20YY\_E\_XXX. Here 20YY\_E\_XXX is your registration number, you must use the given word file.
- Create a zip file which contains the verilog program and the report file as in the given structure, you should use the given file names except when 20YY\_E\_XXX appears in replace YY and XXX according to your registration number.
- The zip file should only contain your word file report and code files in the folder with the name L3\_20YY\_E\_XXX, no additional files should be attached.
- Upload the zip file on/before given deadline via team.