Anthmetic instructions

The MIPS assembly language notation

add a, b, c

Instructe the processor to add two variables b and c, and to put their sum in a.

The following sequence of instructions adds four variables b, c, d, and e

// a = b + c add a, b, c add a, a, d add a, a, e // a = b+c+d // a = b+c+d+e

Another example:


f = (g+h) - (i+j)

The compiler produces:

11 Temporary variable to contains 9+h add to, g, h // Temporary variable t1 contains add tl, i, j sub f, to, t1 11 f = to -t1

Assignment of variables to registers

A computer has a "register file" comprising multiple registers. Let us assume that each register can store a word (32 bits).



f = (g+h) - (i+j), gets compiled to:


Assume f is assigned to \$50, g to \$51, h to \$52, i to \$53, and j to \$54.

add \$t0, \$51, \$52 //\$to = g+h

add \$t0, \$51, \$52 // \$t0 = 3+h add \$t1, \$53,\$54 // \$t1 & 1+j sub \$50,\$t0,\$t1 // \$<-\$t0-\$t1


Data transfer

Consider memory to be a large, single-dimensional away, with the address acting as the index to that away, starting at 0.



How does a compiler translate this assignment g = h + A[8];

Let g be in \$51; h be in \$52. Let us assume that the starting address (or base address of A is in \$53. Of A is in \$53. Let us assume that the starting address (or base address of base register base register base register add \$51, \$52, \$to || g = h + A[8] What if memory was organized as bytes?



A[12] = h + A[8]; Assume h is associated with \$52. Base address 7 A is in \$53.

|w \$ to, 32 (\$ s3) // A word is 4 bytes.

add \$ to, \$52, \$to // \$to = h + A[8]

sw \$to, 48 (\$ s3) // Stores h+ A[8] into


A[12].

Represending Instructions in the computer

Instructions in assembly code must be converted to binary.

Example :-


add \$to,\$81,\$52 // MIPS assembly code Using the MIPS 1SA handout, we can translate the above Instruction as



The corresponding binary code

					λ
100000	10001	10010	01000	00000	1000001
6 bits	5 bits	5 bits	5 bits	5 bits	6 hlb
			it MIP	S inst	metion, in
machine language.					

Format of an arithmetic (or R-type) Instruction.



Example

add \$51, \$52, \$53 // \$81 = \$82+\$83 source registers



Translating MIPS assembly code to Machine danguage. Example: Consider the following C code: A[300] = h + A[300];\$t1 has the base address of array A has the variable h. The assembly code is: 11 Memory is byte addressable lw \$ to, 1200 (\$t1) //\$ to gets h + A[300] add \$t0, \$52, \$t0 // stores h + A[300] back into SW \$to, 1200(\$t1)

MIPS machine language code (consult your ISA handout)

ОР	Y3	rt	rd	address/shamt	funct
35	9	8		1200	The state of the s
0	2	A second control of the control of t	8	0	32
43	9	8		1200	3-45


Logical Operations

- Shift left (<<) denoted by SII in MIPS assembly
- Shift right (>>) denoted by SYI in MIPS
- Bit-wise AND (R) denoted by and, andi
- Bit-wise DR (I), denoted by or, ori
- mmedia
- Bit-wise NOT (N), " nor

The shamt field in the R-format sepecifies the shift amount. So,

SII \$ t2, \$ 50, 4 // register \$t2 = \$30 << 4 bits.

is translated as



and \$t0, \$t1, \$t2 // \$t0 = \$t1 & \$t2 or \$t0, \$t1, \$t2 // \$t0 = \$t1 \ | \$t2 Format for data transfer and immediate instructions or I-format.

ОР	75	nt	constant or	address	1
6 bits	5 hib	5 bits	16	bits	
	Source register base re	(or) gisker	lestination register which recieves the result of the load		

Instructions for Making Decisions

The MIPS assembly language includes two decisionmaking instructions:

beg registers, registers, Ll bne registers, register 2, L1


Means go to the statement label'ed Llip the value in register 2.
"beg" stands for branch if equal.

V Means go to the statement labeled LI if the value in value in register 1 does not equal the value in register 2. "bne" stands for branch if not equal.

Example:-

c-vode
$$\begin{cases} f(i==j) & f=g+h; \\ f=g-h; \end{cases}$$

Let the variables f through y correspond to five registers \$50 to \$54. First, consider this flow



The MIPS code is:

bne \$53, \$54, Else // Gobo Else if i # j

add \$50, \$51, \$52 // f=g+h (Skipped if i # j)

j Exit // Unconditional jump (j) statement

Else: Sub \$50,\$51,\$52

Exit:

The assembler relieves the programmer from the tedium of calculating addresses for branches.

Loops:

Let i and k be in

while (save [i] == k) registers \$53 and \$55.

The base address of the

array save is in \$56.

Loop: \$11 \$t1,\$\$3,2 // Remember that memory is byte addicable. So to index into i, we need to multiply by 4, or lest-shift by 2.

add \$t1,\$t1,\$\$6 // \$t1 = address of save[i]

lw \$t0,0(\$t1) // \$t0 = save[i]

bne \$t0,\$\$5, Exit // The loop test. Goto Exit 4

save[i] + k

addi \$\$3,\$\$3,1 // i = i + 1

j Loop

Sometimes, it is useful to test if a variable is less than another variable. For example,

if (i>j) i=j

The MIPS instruction provides a "set on less than" or sit. For example,

means that register \$ to is set to 1 if the value in register \$53 is less than the value in register \$54; o therwise \$ to is set to 0.

The instruction,

reans that \$t0 is set to 14 \$52 < 10; or \$t0 is set to 1.

SIti is an immediate version of the SIt instruction.

Also, the register \$zero is a special register and always has the value O.

Finally, unconditional branches one denoted by the "j" instruction.

j L

means that jump to target address L.

The unconditional jump is a "j-type" instruction with the following format:

opcode	address	
6 bits	26 bib	

Supporting procedures in computer hardware To consider the following procedure/function Call foo (int g, int h, int i, int j) int f; f= (j+h) - (i+j); return f; To execute the above procedure, the compiler

- i) Place the parameters &, h, i, and y in a place where the procedure can access
- them.
 2) Transfer control to the procedure
- 3) Allocate space for the local vaniable f
- 4) Perform the task
- 5) Place the result in a place where the calling program can access it.
 b) Return control back to the calling program.

MIPS has the following registers to entire support procedures.

\$ a0 - \$ a3: Four argument registers to pass parameters.

\$10-\$11! Two value registers in which to return values.

\$ ra: One return address register to return to the spoint of orign.

MIPS also has an Instruction just for , procedures. "jump and link" instruction jal.

jali Procedure_address

jumps to the address specified in Procedure address and simultaneously saves the value of vembers that memory is byte addressable!

PC +4 in \$ ra.

The "link" is stored in \$ra and is called

the return address.

MIPS also supports a "jump register"
Instruction.

Instruction.

jr \$ ra

means an unconditional jump to the address

Specified in a register.

What to do if the compiler needs more registers for a procedure than the 4 argument and 2 return value registers?

Key issue: Any registers needed/used by the caller program must be restored to the values contained before the procedure was called.

Solution - Use a stack to save register values that must be restored after the procedure is tetted finished.

Stade -> a last-in-first-out queue.

MIPS hardware provides a register to store the stack pointer (\$SP), or the starking address of the stack.

operations higher adda to lower addresses. low address push: Placing data into the stack (decrement) pop: Removing data from the stack (increment) \$ \$P) Let us return to our example: The parameter variables g, h, i, and j correspond to argument registers \$ a0, \$ a1, \$ a2, and \$ a3. f corresponds to \$50. The label of the procedure is foo: Save the registers used by the procedure. 4 (9th) is placed in \$to,

If (9th) is placed in \$to,

(i+i) is placed in \$t1, and

f is placed in \$50,

then we must save the prenous values of

\$t0, \$t1, and \$50.


We push the old values of \$50, \$ to, and \$11 into the stack.

addi \$ sp, \$ sp, -12 // Adjust the stack to make room for three items

SW \$t1, 8(\$ sp) // Save \$ t1

SW \$t0, 4(\$ sp) // Save \$ t0

SW \$so, 0(\$ sp) // Save \$ \$0



add \$t0, \$00, \$01 || \$t0 = 9th add \$t1, \$02, \$03 || \$t1 = i+j sub \$50, \$t0, \$t1 || 5 = \$t0 - \$t1. add \$v0, \$50, \$zero || places & in the return value register \$vo. Before returning, we restore the three old values of the registers saved by popping them from the stack.

lw \$50, 0(\$SP) // restore \$50 for the caller program

lw \$t0, 4(\$SP)

lw \$t1, 8(\$SP)

addi \$sp, 9sp, 12 // Adjust the stack to delete 3 items

jr \$ra // Jump back to calling routine

Contents of \$ to
Contents of \$ to
Contents of \$ 50

low address.

be comes