

ENGR5410 Fall 2022

Name:  
Collaborators:

Homework 4

1. Reading and Review

- Continue referring back to Ch3, Ch4, and the Verilog CheatSheet as needed
- Read Ch3, 1.4.1, 1.4.6
- Chapters 5.1.1 to 5.2.3
  - Section on Carry Lookahead/Prefix Adders is optional

These questions are to make sure you get enough from the reading. Show your work!

a) Review: Flip Flops

Sketch the waveforms for the following circuit under different types of set/reset. Note that for this Flip Flop set and reset are active low (action occurs when the voltage is zero).

i) assume synchronous set/reset

ii) assume asynchronous set/reset

1

ENGR5410 Fall 2022

a) Assume reset is active high and synchronous. Sketch the waveforms for D and Q below.

2. Verilog Skillbuilding

a) Verilog to Schematic:

For each signal, draw an equivalent gate level schematic. "text" write a phrase or sentence describing what that output does in terms of the inputs.

```
module myxor(a,b,c,out);
    input wire a,b,c;
    output logic out[2:0];
    always_comb begin
        out[0] = b ^ a : c;
        out[1] = (~a & b) | (~b & a);
        out[2] = c | (a & b & c);
    end
    input d;
    always_comb d = b ^ a : 1'b0;
    always_ff @(posedge clk) begin
        out[2] = d;
    end
endmodule
```

2

ENGR5410 Fall 2022

out[0] b ^ a : c

out[1] (~a & b) | (~b & a)

out[2] c | (a & b & c)

3

ENGR5410 Fall 2022

b) Schematic to Verilog

Convert this module as part of your rippled adder. There's a testbench to go with it so you can see what it does. It's not an extremely useful circuit but it has some interesting one-liners.

```
practise_01
    module myxor(a,b,c,out);
        input wire a,b,c;
        output logic out[2:0];
        always_comb begin
            out[0] = b ^ a : c;
            out[1] = (~a & b) | (~b & a);
            out[2] = c | (a & b & c);
        end
        input d;
        always_ff @(posedge clk) begin
            out[2] = d;
        end
    endmodule
```

4

ENGR5410 Fall 2022

3. Combinational Design Challenge - ALU Part One

An arithmetic logic unit is a critical building block for a CPU. It does a variety of mathematical operations on one operand (addition, subtraction, comparison, etc.). The next few problems will have us build up the different units made of. For this phase we will focus on making a 32-bit adder and a 32-bit 2-to-1 MUX. The homework folder is a starting point, but you will need to convert into the following:

- a module file
- an add32 file for an adder, as in the file that you can parameterize up to N-32.
- an add32 file that you used to make the above
- testbenches that give you confidence that you implemented them correctly
- A module that runs your tests
- A README and file as well as you implemented the modules (you can include pictures or reference notes in your homework.pdf)
- A description of how you tested the module
- How to run your tests

You may use any of the basic gates for this task (and, or, not, xor, nand, nor, mux2), and are encouraged to build up any modules you want to reuse. This saved time and space.

See the examples directory in the git repository for how to approach this.

Since there's enough code in the examples to make a ripple carry adder but that's the slowest way to do this, instead, implement a faster adder (like Carry Look Ahead)

Submission

Put a pdf copy of all of your written responses in the hw4 folder, then run make submission to generate a zip you can upload on canvas.

Metadata

How long did the reading take you?

How long did the homework take you?

5

