

<https://doi.org/10.1038/s44310-025-00075-4>

# Large-scale photonic processors and their applications



Daniel Pérez-López<sup>1,2</sup>✉ & Luis Torrijos-Morán<sup>1,2</sup>✉

Digital electronics have been essential in all technological breakthroughs over the past decades, from the advent of the internet to the miniaturization of portable devices with ever-increasing capabilities. While they continue to drive technological innovation, certain applications demanding extraordinary bandwidth and performance reveal the need for complementary emerging technologies. Photonics is particularly well-suited for this purpose, leveraging light to process large volumes of information with minimal latency. The scalability of photonic integrated circuits (PICs) is advancing rapidly, with increasing numbers of actuators improving performance and extending applicability across different domains. Analyzing two decades of development, this study extracts the scalability laws guiding photonics evolution, doubling every two years and predicting a transition from hundreds to  $10^5$  actuators in PICs within six years. We also tackle key challenges and emphasize the crucial synergy between electronics, software, and photonics, which will determine the market penetration and industry impact of large-scale photonic processors.

The unique combination of research, technology and economics has made the use and application of electronic chips universal and pervasive. Major technical breakthroughs over the last 60 years in architectures, design, and fabrication processes and the mutually reinforcing economic cycle of general-purpose technologies enabled the shift from application-specific integrated circuits to general-purpose electronic programmable devices with ever-increasing processing power<sup>1,2</sup>. However, during the last decade, current and emerging application fields have been pushing the limits of integrated electronics, demanding growing signal-processing and computing capabilities in terms of bandwidth, speed rates, low-form factor and power consumption, scalability, versatility, and adaptability. Some examples of driving technologies include 5 G/6 G communications<sup>3</sup>, the Internet of Things (IoT)<sup>4</sup>, car-to-car communication<sup>5</sup>, high-tech medicine<sup>6</sup>, artificial intelligence<sup>7</sup>, neuromorphic and quantum processing<sup>8</sup>.


While electronic integration has advanced steadily for over five decades, fundamental physical limits at the nanoscale—such as quantum effects—are increasingly challenging its cost-effective future evolution. This has led to a re-transition towards complex application-specific engines like Graphic Processing Units (GPUs) or custom Artificial Intelligence (AI) hardware. Furthermore, most of these applications will require electronics to symbiotically team up with complementary technologies to meet short and mid-term requirements<sup>9</sup>. Integrated photonics is an ideal option for this. The technology that enables the generation, processing, distribution and detection of light signals brings complementary features (large

bandwidth, low latency, low losses, and parallelism via wavelength multiplexing) and can be integrated on chip<sup>10</sup>. Through the integration of optical sources, waveguides, modulators, passive components and photodetectors, integrated circuits have been proven successful for a myriad of applications but only a few fields such as transceivers and data center interconnection have shown enough fabrication volume to justify the high non-recurring engineering costs, including fab infrastructure, assembly process development, and yield optimization<sup>11,12</sup>.

Similar to the trajectory of electronics, software-defined photonics emerges as an innovative paradigm in hardware configuration. By orchestrating the control of many actuators, these systems exert precise control over the path and properties of light within a chip<sup>13,14</sup>. This versatility engenders a spectrum of architectures, designed to suit distinct applications, capitalizing on their intended functionality and adaptability. Notably, moderate-scale processors have showcased considerable promise in realms such as microwave photonics, signal acceleration for machine learning inference hardware, and quantum and optical signal processing processing<sup>15–17</sup>. However, current moderate-scale photonic processors often fall short of the system-level complexity and functional flexibility required by emerging applications. This gap stems from a combination of hardware and software constraints—such as limited optical port counts, signal degradation, reconfiguration speed, easy-integration Application Programming Interfaces—that vary significantly depending

<sup>1</sup>iPronics, programmable photonics S.L., Valencia, Spain. <sup>2</sup>These authors contributed equally: Daniel Pérez-López, Luis Torrijos-Morán.

✉ e-mail: [daniel.perez@ipronics.com](mailto:daniel.perez@ipronics.com); [luis.torrijos@ipronics.com](mailto:luis.torrijos@ipronics.com)



**Fig. 1 | Photonic integrated circuits description.** **a** Definition of a photonic actuator and different types of programmable unit cells. **b** Schematics of the photonic processor, including both optical I/O and electronics for driving, monitoring and high-speed processing. **c** Architectures of photonic processors as a function of their level of reconfigurability and scalability. **d** Examples of photonic chips for various applications, arranged from left to right and top to bottom, tunable

beamformer<sup>34</sup> (160 PAs), general-purpose radio-frequency processing<sup>35</sup> (576 PAs), polarization-insensitive switching<sup>38</sup> (2048 PAs), large-scale LIDAR<sup>39</sup> (12480 PAs), neuromorphic computing<sup>7</sup> (176 PAs), wavelength selective switch<sup>37</sup> (64 PAs), programmable topological processor<sup>36</sup> (300 PAs) and matrix multiplier<sup>40</sup> (8320 PAs). Images taken with permission from the given references.

on the use case. Bridging this gap will require the transition to large-scale integration—i.e., photonic processors with tens of thousands of actuators, scalable performance, calibration strategies, and software-defined control stacks tailored to specific application domains in communications, networking, and computing<sup>18</sup>.

In this work, we aim to provide insight into the scalability laws that will shape the photonics evolution in the coming years, as well as the potential applications where this anticipated level of integration will meet market demands. First, we define the photonic actuator as the key primitive element shared among all processors, and next we outline scaling ranges for medium, large, and very large-scale photonic circuits. In this context, we foresee a transition from circuits currently integrating hundreds of actuators to those accommodating  $10^5$  actuators within the next six-year period. Lastly, we

identify and analyze the primary challenges that photonics technology must confront, along with the implications of this trend across several markets and use cases.


## Results

### Photonic integrated processors

Photonic circuits can be reconfigured by suitable control of their photonic actuators (PA). In these components, light waves can be phase-shifted or attenuated depending on modifications to either the real or imaginary part of the material refractive index<sup>19,20</sup>. Photonic actuators can be combined with power splitters and combiners to form programmable unit cells<sup>21</sup> (PUCs) such as  $2 \times 2$  Mach-Zehnder interferometers (MZI), ring resonators (RR) or crossing arrays (see Fig. 1a). Together with other passive

**Fig. 2 | Timeline of photonic processors.**

**a** Evolution in the number of photonic actuators per year and exponential fitting of the progression versus electronics. We observe that the number of photonic actuators doubles every 24 months. A maximum of three actuators per year for the fitting is considered for the fitting. Integration margins of medium-scale integration (MSI) from 10 to 500 actuators, large-scale integration (LSI) from 500 to 20,000 actuators, very large-scale integration (VLSI) from 20,000 to 1,000,000 actuators and ultra-large-scale integration (ULSI) more than 1,000,000 actuators are highlighted in shaded area. **b** Evolution over the years in the number of actuators for different types of photonic processor architectures and **c** a boxplot showing the annual distribution of photonic actuators. Four notable examples are highlighted: (1) the first large-scale  $32 \times 32$  switch<sup>56</sup> (SW- $32 \times 32$  with 2048 PAs), (2) the first large-scale polarization-insensitive  $32 \times 32$  switch<sup>38</sup> (PI- $32 \times 32$  with 2048 PAs), (3) the largest integrated phased array to date, featuring a  $128 \times 128$  configuration<sup>39</sup> (PA-12480 with 12,480 PAs), and (4) the highest matrix size multiplier, a  $64 \times 64$  mesh<sup>40</sup> (MAC- $64 \times 64$  with an extrapolated total of 8320 PAs).



components, they serve as fundamental blocks for building more intricate photonic circuits within the core of a comprehensive optical system. In this study, we focus on the number of PAs, as they play a crucial role in adding functionality and enabling the reconfiguration of PICs. This analysis also offers valuable insights into how electrical input and output (I/O) and packaging strategies need to evolve to address scalability challenges effectively. A generalized view of a photonic integrated processor is illustrated in Fig. 1b, comprising optical fan-in and fan-out stages where light is coupled into the chip, along with optional interfaces for high-speed radiofrequency (RF) signals utilizing modulators and photodetectors<sup>22</sup>. Control electronics are responsible in these systems for the overall orchestration by directly controlling each photonic actuator to provide the system-level functionality. It should be emphasized, however, that each PA has a different tuning control and precision, which can impact the performance of the photonic system and limit its scalability.


Photonic processors can be classified into four main types based on architecture, reconfigurability, and intended functionality: application-specific photonic integrated circuits (ASPICs), switches, feedforward meshes, and general-purpose processors (see Fig. 1c). ASPICs are not designed for reconfigurability but for fixed functions such as beamforming, filtering, or microwave photonic links. While generally rigid, some like optical phased arrays, offer high scalability through dense integration of phase shifters<sup>23,24</sup>. Other examples of ASPICs include beamformers, microwave photonic links and reconfigurable filters<sup>25–28</sup>. Switches provide higher reconfigurability by enabling dynamic light routing through fixed mesh architectures. These systems mimic electronic switching fabrics and are programmed to control signal paths without modifying core hardware<sup>29,30</sup>. Feedforward meshes implement mathematical transformations using cascaded interferometers with controllable amplitude and phase. They support complex signal processing tasks but require sophisticated calibration and control systems<sup>31,32</sup>. General-purpose processors offer the highest flexibility, capable of emulating other architectures through

programmable, often recirculating, photonic meshes of interferometers. While versatile, they face scalability challenges due to increased control complexity and hardware overhead<sup>33</sup>. Figure 1d presents representative chip examples across all four categories including tunable beamformers<sup>34</sup>, general purpose RF and topological processors<sup>35,36</sup>, large-scale switches<sup>37,38</sup>, densely integrated phase arrays<sup>39</sup>, and matrix multipliers for AI acceleration hardware<sup>7,40</sup>, with an integration density ranging from few hundreds of actuators to several thousands.

### Scalability trends

Similar to the evolution seen with transistors in electronics, photonic actuators are shrinking in size, which allows for high-density integration and enhanced functionality of large-scale processors. Figure 2a shows this temporal evolution, revealing a pronounced exponential surge in the count of photonic actuators over the past two decades, doubling approximately every two years. This trend mirrors the trajectory observed in electronics, as described by Moore's Law more than 5 decades ago<sup>41,42</sup>. Today, photonic processors fall within the so-called large-scale integration (LSI) process, employing between 500 and 20,000 actuators in a single chip. According to the trend, it is anticipated that very large-scale integration (VLSI), exceeding 20,000 actuators, will be reached before the end of the decade, around 2028. Furthermore, by approximately the year 2032, photonics technology is projected to support the integration of up to  $10^5$  functioning actuators, which would be a significant advancement of the whole ecosystem.

Figure 2b illustrates the progression of processor architectures, showcasing their direct influence on the proliferation of photonic actuators throughout the years. Between 2005 and 2010, simple PICs emerged, integrating fewer than 50 actuators, with limited reconfigurability and primarily focused on applications such as optical filtering, tunable delay lines, and low-scale phase arrays<sup>43–46</sup>. Over the next five years, switching architectures garnered increasing attention



**Fig. 3 | Trends of photonic processors.** **a** Insertion loss of the programmable unit cell per number of photonic actuators. The two data points with the highest values relative to the number of actuators are highlighted. An improvement in the loss is observed as the number of actuators increases. **b** Power consumption of the processor per square millimeter. A reduction in the power per area is observed by the dashed envelope line as a result of the improvement in the energy efficiency of the actuators. **c** Actuator density per year for different PUCs based on resonators, Mach-

Zehnder interferometers, high-density phase arrays and other: MEMS-based crossing arrays, PCM and bimodal waveguides. **d** Box plot of the material platforms as a function of the number of actuators and probability density representation, upper and lower graphs, respectively. **e** Box plot for different electrical driving technologies as a function of the number of actuators and probability density representation, upper and lower graphs, respectively.

and rapidly became the PICs with the highest numbers of integrated actuators<sup>47–55</sup>. In 2015, Tanizawa et al. demonstrated a  $32 \times 32$  on-chip optical switch with 1024 tunable MZIs and 2048 integrated actuators<sup>56</sup>. By the same year, two new processor architectures emerged, employing feed-forward meshes and general-purpose architectures. The degree of programmability has significantly increased, enabling new applications such as optical matrix multiplication for hardware accelerators or quantum information processing<sup>57,58</sup>. In 2017, Shen et al. published the first paper on neuromorphic computing using a programmable PIC with a feed-forward processor containing 176 thermo-optic actuators<sup>7</sup>. More recently, in 2023, Wang et al. reported a quantum photonic device with over 4000 passive and active components and 216 actuators<sup>59</sup>. Similarly, in 2023 Pérez-López et al. introduced the largest-scale general-purpose processor to date, featuring an array of 304 photonic actuators, and demonstrating its prowess in advanced radio-frequency applications<sup>35</sup>. So far, to the best of our knowledge, the programmable processor with the highest number of photonic integrated actuators is a phase array with 12,480 MEMS-based devices reported by Zhang et al.<sup>39</sup>. However, it is worth noting that scalability is more significant in some applications than others, for example, in achieving large-size matrix multiplications for computing, high-radix switches in optical networks or large-scale quantum processors. Therefore, following this trend is of major importance, particularly in those areas where advanced integration will allow the penetration of photonic technology into new markets. On the other hand, the timeline of the data point collection as a box plot is detailed in Fig. 2c where four examples are highlighted in the outliers as representative works of large-scale integration. The most commonly employed


configuration is the thermo-optic actuator as it provides low-loss, reliability, and mass volume fabrication<sup>60</sup>. It is also worth noting that MEMS-based vertical couplers can be integrated along with crossing arrays and phase change materials (PCM), allowing for high density integration, although they are less robust and lack reliability<sup>61,62</sup>.

### Challenges and limitations

To keep up with the pace of the photonics trend, several aspects and challenges must be carefully considered and overcome. One of the main concerns in photonics is the optical loss that can occur due to chip coupling, propagation, and the insertion loss of photonic components<sup>63</sup>. Figure 3a illustrates the current evolution of the PUC loss as a function of the number of photonic actuators. The material platforms, such as silicon-on-insulator (SOI), silicon nitride (SiN), indium phosphide (InP), and silica, are shown. The results suggest that the loss per PUC decreases as the number of actuators increases, which is crucial for achieving high-density integration. Specifically, most processors involving more than  $10^3$  actuators report a PUC-loss between 0.3 and 0.5 dB. In the upcoming years, for some applications, it is imperative to reduce PUC loss below 0.15 dB for the integration of more than  $10^4$  photonic actuators, although its effect on overall system performance is architecture-dependent. Additionally, fabrication processes need to be further optimized to reduce propagation loss in optical waveguides and improve fiber-to-chip coupling<sup>18</sup>.

Regarding energy consumption, Fig. 3b illustrates the power per area of photonic processors. The data does not reveal a clear trend in energy consumption per unit area. However, it is worth highlighting that thermo-optic actuators have become increasingly efficient over the years, with energy requirements now reaching sub-milliwatt levels. Despite these





**Fig. 4 | Photonic processors applications, scalability demand and markets.** Figure 4 Two principal areas are represented: datacom and telecom. The former involves data centers and the use of photonic processors within optical networks as

interconnects switches, and digital/quantum computing ( $10^4$ – $10^5$  actuators). The second is focused on telecom networks for 5G–6G communications, RF-processing ( $10^2$ – $10^4$  actuators) and beamforming ( $10^3$ – $10^4$  actuators)."

advancements, thermal stabilization systems represent the main energy overhead due to the continuous power draw of thermal tuning and stabilization systems. Furthermore, as more actuators are integrated into a single area, precise temperature control becomes increasingly important for architectures relying on resonant structures, presenting a significant challenge for future developments. However, power per area levels remain far below those currently employed in electronics, which can exceed hundreds of watts per square millimeter<sup>48,60</sup>. Figure 3c illustrates the integration density of photonic actuators per square millimeter for diverse types of PUCs. Mach-Zehnder interferometers (MZIs) have a lower integration density, around 20 actuators per square millimeter, although they offer broadband operation, which is crucial for most applications<sup>64</sup>. Resonators are more compact and can be integrated into smaller footprints, but their operating bandwidth is limited to a few nanometers<sup>65</sup> and suffer from thermal instabilities in the chip. Phase arrays, along with PCM and MEMs in crossing waveguides and bimodal waveguides, provide the highest actuator density, around 200 actuators per square millimeter<sup>66–69</sup>. Figure 3d, e show the material platforms and the electrical driving as a function of photonic actuators, respectively. Silicon-on-insulator (SOI) and silicon nitride (SiN) are the platforms that more miniaturization of photonic components, allowing for higher integration<sup>70</sup>. Additionally, hybrid integration of silicon with novel materials as thin-film lithium niobate, offers a promising avenue for mitigating some of these limitations, facilitating significant size reduction, or serving as a reliable alternative to the thermo-optic effect<sup>71,72</sup>. Regarding electrical packaging, probing enables the testing of processors with a few hundred actuators, followed by wire bonding for thousands, and flip-chip and monolithic packaging, which allow for driving a higher number of actuators, exceeding  $10^4$  on a chip<sup>73</sup>. Scalability is not merely about integrating more components into a chip but doing so while maintaining the desired overall system performance. Several approaches have been proposed to enhance the scalability and stability of large-scale processors, including advancements in innovative 2.5D packaging and the

development of new matrix-addressing schemes for IO reduction<sup>74,75</sup>. The co-integration of photonics and electronics is of significant interest, particularly for the direct integration of electrical drivers within the photonic die, which can enhance signal integrity and reduce I/O complexity<sup>76</sup>. An alternative 3D integration of drivers onto the substrate also helps balance system-level complexity and fabrication process maturity. Others challenges stem from intrinsic fabrication errors, fluctuations in the operating values, signal degradation and noise, which call for dynamic control and monitoring of the circuit responses containing ever increasing unit cells<sup>77,78</sup>. In this regard, there are several approaches to develop fabrication-tolerant and fault-tolerant processors by employing component designs that tolerate fabrication deviations<sup>79</sup>, circuit-level implementations<sup>80</sup> and reconfigurable components<sup>81,82</sup>.

### Telecommunications and sensing applications

The progress of 5/6 G communications is pushing the limits of conventional networks towards higher bandwidth, lower latency and reduced energy consumption (Fig. 4). In this context, integrated microwave photonics (MWP) for distribution and processing of the spectrum offer remarkable advantages such as tunability, broadband operation, electromagnetic immunity, energy reduction and weight gains. Other systems such as lidar, optical spectroscopy or integrated logic gates for fast signal processing can also be integrated on-chip with promising results in latency, resolution and sensitivity<sup>83,84</sup>.

For these applications, the most employed architecture of photonic processors are ASPICs based on optical phase arrays, optical beamforming networks and MWP links, making solutions with 10 s to 1000 s actuators market-ready. There are several examples of very large-scale photonic chips acting as phase arrays, one of them implementing more than 10,000 actuators, and compact-size low-power reconfigurable beam formers with high aperture angles<sup>34,39</sup>. The low complexity of phase arrays allows for very high dense integration as only phase shifters are needed and in most cases

these can be implemented with very compact-size doped silicon heaters<sup>23</sup>. In contrast, beamforming networks and MWP links require true-time delay lines and large optical high-speed modulators, respectively, which hinder dense integration and large-scale development. Finally, another application that will potentially benefit from this scalability is software-defined networks where future coherent-compatible products demand programmable optical switching and reconfigurable optical add-drop multiplexers with advanced programmability.

### Optical networking and interconnects applications

The number and scale of data center networks and AI infrastructure have grown exponentially, driven by the continuous processing demand of generative models in cloud-based applications and big data analytics. The core of each data center relies on thousands of servers and their interconnection layer. Depending on the selected architecture, the network aggregates hundreds of thousands of electro-optical transceivers to interconnect electronic switches through point-to-point connections. In addition, the power consumption of data centers is expected to grow from 3% of total world power generation (0.6% associated to data movement) to 10% (3% data movement) in 6 years. In this context, optical interconnects (Fig. 4) have emerged as a solution to be introduced in hybrid networks, progressively conquering a portion of the communication channels from inter-data center to intra-data center (rack-to-rack and intra-rack).

Chip-to-chip interconnects have gained increasing attention in the last years as they provide large bandwidth connections between electronic cores. Although it provides a scale-up alternative when single core performance is limited, co-design with electronic cores needs to be addressed which limits its market penetration in the short-term. Moreover, there are existing electronic solutions capable of intra-rack connections between GPU units with very large bandwidth which also hinders the development of photonic solutions in the immediate future. Conversely, many works have addressed the benefits of optical circuit switching to complement existing datacom and AI systems to support big data flows over a more flexible, upgradable, and reliable infrastructure<sup>85,86</sup>. While electronic switches and transceivers have steadily advanced to support rising data rates, the growth in channel speed has lagged behind the pace of demand<sup>87</sup>. As a result, modern systems increasingly rely on both wavelength and space-division multiplexing, which require a high number of optical and electrical ports. This introduces significant cost and scalability challenges, including limited port density and reduced flexibility to adapt to future data rate and modulation format requirements.

To see integrated optics penetrating in the data centers and AI systems interconnects, there are 3 key coupled challenges. First, optical loss should be reduced at the component, circuit, and system level to match the 1 dB loss of existing MEMS-based solutions. While we envision this to happen in 8–10 years, to get an earlier zero-loss solution, an optical amplification array introducing moderate gain (4 to 10 dB) and low noise (<5 dB NF) could enable scalable growth. Secondly, to support higher radix (128–256 ports) while supporting non-blocking switching schemes, circuits need to integrate around  $10^4$ – $10^5$  photonic actuators imposing a challenge on system integration and control handling. While we anticipate this in the mid-long term, lower radix switches (32–64 ports) in the order  $10^3$  actuators, are a real solution in the short-term, and they can find application in several areas within a data center. Third, coupled with the prior point, these actuators can work at  $\mu$ s or even ns reconfiguration speed to meet the performance requirements in intra-data center reconfiguration. On the software side, the ecosystem needs to evolve to accommodate the coexistence of optical circuit switching and electronic package switching to benefit from the higher speed reconfiguration and thus increase the overall data processing and network performance.

### Optical computing applications

Over the past decade, both industry and academia have invested considerable effort into the development of light-driven integrated computer processors (Fig. 4), seeking benefits in low-latency and low power consumption<sup>88</sup>. However, the results show that the technology has not yet

matched electronics in integration density, reconfigurability, and throughput scaling trends<sup>89</sup>.

In most cases, the core of a photonic hardware accelerator for computing is an optical matrix multiplier. Several architectures have demonstrated capability in this regard including feedforward interferometers, ring-based array networks, and diffractive neural networks, among others<sup>90,91</sup>. Feedforward meshes are the most commonly employed configuration for computing, as they can reliably multiply large matrix sizes. Nevertheless, competing with digital electronic multipliers presents a fundamental trade-off between speed and matrix size. Achieving practical performance levels requires multiple processing cores capable of handling matrices larger than  $256 \times 256$  or  $512 \times 512$ , which in turn demands the integration of  $10^4$  to  $10^5$  photonic actuators. This introduces significant development challenges, including complex packaging, precise calibration of optical components, and the need for sub-microsecond reconfiguration speeds alongside high-speed (1 GHz) modulation arrays. As shown in the trend projection, photonics technology is not capable of implementing such levels of dense integration in the short and mid-term. The current integration density of electronics exceeds that of current photonic solutions by 4 to 5 orders of magnitude and allows parallelization in multiple cores like GPUs. Furthermore, photonics does not offer considerable savings in power consumption, as it is dominated by memory data movement and optical solutions in that field are yet to be proven successful. The number of floating-point operations per second has scaled by a factor of 3 every two years, while memory interconnection bandwidth has only increased by a factor of 1.5 in the same period. Furthermore, the size of cutting-edge AI models has drastically surpassed GPU memory capacity, making data centers the new standard for compute units<sup>92</sup>. Lastly, the bit precision in optical computing is highly limited to 4 or 8 bits due to excess loss, optical power budgets and signal-to-noise ratio, compared to flexible precision configuration in most electronics. This is practical only for specific cases in AI inference, as other applications—such as training, image processing, and quantum computing—demand higher accuracy levels exceeding 16 bits. Training solutions such as fine-tuning, quantization-aware training, and pipelining are essential for addressing the challenges of low precision and computational limitations in photonic AI processors<sup>93,94</sup>. PIC scalability and resulting performance remains a key challenge of photonic processor for digital-computing tasks. For this type of processors, most of the limitations come from the encoding-decoding strategies and end-nodes based on fast modulators and photodetectors. Mitigating some of this challenges requires both architectural and algorithmic strategies that in some cases dilute the inherent advantage of photonic processors. It is worth noting that photonic encoding differs from conventional digital electronics, as its precision is determined by a separate control system. However, this work focuses on directly comparing photonic hardware components across various applications.

All in all, there are certain application spaces that could avoid direct competition with digital electronic computing<sup>95</sup>. First, applications where the input/output signal is on the radiofrequency or the optical domain like base-station computing or satellite-ground stations, respectively<sup>96</sup>. Secondly, specific-purpose quantum computers and Ising machines are still trying to find their niche applications space<sup>97</sup>. The extremely low loss requirement calls for platforms with beyond-state-of-the-art performance in low-loss design and wafer manufacturing<sup>98,99</sup>. Certainly, far from competition with electronic solutions, we anticipate niche applications where analog inputs and small-scale multipliers can truly leverage the advantages of optical computing. Moreover, nonlinear optical processing plays a critical role in optical networks handling complex signals and high-speed fiber communications, as well as in implementing activation functions within optical neural networks<sup>100–103</sup>.

### Discussion

In this work, we analyzed the evolution of large-scale photonic processors over the past two decades, unveiling the most promising application markets and their requirements. Photonic chips are following a similar exponential

trend to that of electronics decades ago, reaching an impressive trend of 2x in the number of actuators every two years. These levels of integration offer clear advantages in bandwidth density, energy efficiency, and latency, positioning photonic processors as strong complementary candidates for next-generation communication and processing system integration. Specifically, we anticipate optical interconnects as one of the main application areas where photonics can play a crucial role, particularly in next-generation data centers and AI/ML infrastructure. Optical circuit switches can provide transparent solutions to accommodate ever-increasing large bandwidth demands and modulation formats. Moreover, the maturity of photonics technology is progressing fast to develop large-scale processors of thousands of actuators that can be deployed at scale. The advancement of photonics is not solely dependent on the growth in the number of actuators. The synergy between electronics, software and photonics is key in advancing the technology's penetration into the market. This symbiosis will ultimately dictate the role of large-scale photonic processors for industry-wide solutions to contemporary challenges.

## Methods

### Data processing

Figure 2a presents the data points alongside a linear interpolation illustrating the evolution of both electronic and photonic technologies. Figure 2c displays the interquartile range (IQR) between the 25th and 75th percentiles, highlighting the most representative examples as outliers. Figure 3c shows the clustering of the dataset based on different types of PUC mechanisms. Figure 3d, e provide boxplot representations similar to Fig. 2c. All data visualizations were processed and generated using Python scripts, which are available in the Code Availability section.

### Data availability

The datasets generated and analysed for this study are available at <https://github.com/LuisTorrijosMoran/LS-Photonic-Processors-Survey>.

### Code availability

The python scripts used for this study are available at <https://github.com/LuisTorrijosMoran/LS-Photonic-Processors-Survey>.

Received: 30 September 2024; Accepted: 3 June 2025;

Published online: 04 August 2025

## References

- Bresnahan, F. & Trajtenberg, M. General purpose technologies 'Engines of growth'. *J. Econ.* **65**, 83–108 (1995).
- Thompson, N. C. & Spanuth, S. The decline of computers as a general purpose technology. *Commun. ACM* **64**, 64–72 (2021).
- Novak, D. et al. Radio-over-fiber technologies for emerging wireless systems. *IEEE J. Quant. Electron.* **52**, 1–11 (2016).
- Al-Fuqaha, A., Guizani, M., Mohammadi, M., Aledhari, M. & Ayyash, M. Internet of things: a survey on enabling technologies, protocols, and applications. *IEEE Commun. Surv. Tutor.* **17**, 2347–2376 (2015).
- Hecht, J. The bandwidth bottleneck. *Nature* **536**, 139–142 (2016).
- Sacher, W. D. et al. Beam-steering nanophotonic phased-array neural probes. In *Conference on Lasers and Electro-Optics (2019)*, paper AT4.4. *Opt. Photon. News* **24**, 32–39 (2013). [https://doi.org/10.1364/CLEO\\_AT.2019.AT4.4](https://doi.org/10.1364/CLEO_AT.2019.AT4.4) (Optica Publishing Group, 2019).
- Shen, Y. et al. Deep learning with coherent nanophotonic circuits. *Nat. Photon.* **11**, 441–446 (2017).
- Harris, N. C. et al. Large-scale quantum photonic circuits in silicon. *Nanophotonics* **5**, 456–468 (2016).
- Waldrop, M. M. The chips are down for Moore's law. *Nat. News* **530**, 144 (2016).
- Atabaki, A. H. et al. Integrating photonics with silicon nanoelectronics for the next generation of systems on a chip. *Nature* **556**, 349–354 (2018).
- Streshinsky, M. et al. The road to affordable, large-scale silicon photonics. *Opt. Photon. News* **24**, 32–39 (2013).
- Bogaerts, W. et al. Integrated design for integrated photonics: from the physical to the circuit level and back. *Integr. Opt. Phys. Simul.* **8781**, 878102 (2013).
- Zhuang, L., Roeloffzen, C. G. H., Hoekman, M., Boller, K.-J. & Lowery, A. J. Programmable photonic signal processor chip for radiofrequency applications. *Optica* **2**, 854 (2015).
- Pérez, D. et al. Multipurpose silicon photonics signal processor core. *Nat. Commun.* **8**, 636 (2017).
- Annoni, A. et al. Unscrambling light—automatically undoing strong mixing between modes. *Light Sci. Appl.* **6**, e17110–e17110 (2017).
- Ribeiro, A., Ruocco, A., Vanacker, L. & Bogaerts, W. Demonstration of a 4 × 4-port universal linear circuit. *Optica* **3**, 1348 (2016).
- Harris, N. C. et al. Quantum transport simulations in a programmable nanophotonic processor. *Nat. Photon.* **11**, 447–452 (2017).
- Shekhar, S. et al. Roadmapping the next generation of silicon photonics. *Nat. Commun.* **15**, 751 (2024).
- Reed, G. T., Mashanovich, G., Gardes, F. Y. & Thomson, D. J. Silicon optical modulators. *Nat. Photon.* **4**, 518–526 (2010).
- Rahim, A. et al. Taking silicon photonics modulators to a higher performance level: state-of-the-art and a review of new technologies. *Adv. Photon.* **3**, 024003 (2021).
- Pérez, D., Gasulla, I., Mahapatra, P. D. & Capmany, J. Principles, fundamentals, and applications of programmable integrated photonics. *Adv. Opt. Photon.* **12**, 709–786 (2020).
- Capmany, J., Gasulla, I. & Pérez, D. The programmable processor. *Nat. Photon.* **10**, 6–8 (2016).
- Sun, J., Timurdogan, E., Yaacobi, A., Hosseini, E. S. & Watts, M. R. Large-scale nanophotonic phased array. *Nature* **493**, 195–199 (2013).
- Liu, W. et al. A fully reconfigurable photonic integrated signal processor. *Nat. Photon.* **10**, 190–195 (2016).
- Miller, S. A. et al. Large-scale optical phased array using a low-power multi-pass silicon photonic platform. *Optica* **7**, 3–6 (2020).
- Khachaturian, A., Fatemi, R., Darbinian, A. & Hajimiri, A. Discretization of annular-ring diffraction pattern for large-scale photonics beamforming. *Photon. Res.* **10**, 1177 (2022).
- Liu, Y., Choudhary, A., Marpaung, D. & Eggleton, B. J. Integrated microwave photonic filters. *Adv. Opt. Photon.* **12**, 485 (2020).
- Binbin Guan et al. CMOS compatible reconfigurable silicon photonic lattice filters using cascaded unit cells for RF-Photonic processing. *IEEE J. Sel. Top. Quant. Electron.* **20**, 359–368 (2014).
- Lee, B. G. & Dupuis, N. Silicon photonic switch fabrics: technology and architecture. *J. Light. Technol.* **37**, 6–20 (2019).
- Sato, K. Optical switching will innovate intra data center networks [Invited Tutorial]. *J. Opt. Commun. Netw.* **16**, A1–A23 (2024).
- Miller, D. A. B. Self-configuring universal linear optical component [Invited]. *Photon. Res.* **1**, 1–15 (2013).
- Mennea, P. L. et al. Modular linear optical circuits. *Optica* **5**, 1087 (2018).
- Pérez-López, D., López, A., DasMahapatra, P. & Capmany, J. Multipurpose self-configuration of programmable photonic circuits. *Nat. Commun.* **11**, 6359 (2020).
- Zhu, C. et al. Silicon integrated microwave photonic beamformer. *Optica* **7**, 1162 (2020).
- Pérez-López, D. et al. General-purpose programmable photonic processor for advanced radiofrequency applications. *Nat. Commun.* **15**, 1563 (2024).
- Dai, T. et al. A programmable topological photonic chip. *Nat. Mater.* **23**, 928–936 (2024).
- Khoje, A. S. P. et al. Multi-wavelength selective crossbar switch. *Opt. Express* **27**, 5203 (2019).
- Suzuki, K. et al. Nonduplicate polarization-Diversity 32 × 32 silicon photonics switch based on a SiN/Si double-layer platform. *J. Light. Technol.* **38**, 226–232 (2020).
- Zhang, X., Kwon, K., Henriksson, J., Luo, J. & Wu, M. C. A large-scale microelectromechanical-systems-based silicon photonics LiDAR. *Nature* **603**, 253–258 (2022).



40. Hua, S. et al. An integrated large-scale photonic accelerator with ultralow latency. *Nature* **640**, 361–367 (2025).
41. Moore, G. E. Cramming more components onto integrated circuits. *Electronics* **38**, 114 (1965).
42. Shalf, J. The future of computing beyond Moore's Law. *Philos. Trans. R. Soc. Math. Phys. Eng. Sci.* **378**, 20190061 (2020).
43. Agarwal, A. et al. Fully programmable ring-resonator-based integrated photonic circuit for phase coherent applications. *J. Light. Technol.* **24**, 77–87 (2006).
44. Melloni, A., Morichetti, F., Ferrari, C. & Martinelli, M. Continuously tunable 1 byte delay in coupled-resonator optical waveguides. *Opt. Lett.* **33**, 2389 (2008).
45. Ibrahim, S. et al. Fully reconfigurable silicon photonic lattice filters with four cascaded unit cells. *Opt. Fiber Commun. Conf. OWJ5*. <https://doi.org/10.1364/OFC.2010.OWJ5> (2010).
46. Hashizume, Y. et al. Eight-channel silicon–silica hybrid thermo-optic switch with improved extinction ratio realised by UV trimming. *Electron. Lett.* **46**, 1338 (2010).
47. Ji, R. et al. Five-port optical router for photonic networks-on-chip. *Opt. Express* **19**, 20258 (2011).
48. Chen, L. & Chen, Y. Compact, low-loss and low-power 8×8 broadband silicon optical switch. *Opt. Express* **20**, 18977 (2012).
49. DasMahapatra, P., Stabile, R., Rohit, A. & Williams, K. A. Optical crosspoint matrix using broadband resonant switches. *IEEE J. Sel. Top. Quant. Electron.* **20**, 1–10 (2014).
50. Suzuki, K. et al. Ultra-compact 8 × 8 strictly-non-blocking Si-wire PILOSS switch. *Opt. Express* **22**, 3887–3894 (2014).
51. Chen, C. P. et al. Programmable dynamically-controlled silicon photonic switch fabric. *J. Light. Technol.* **34**, 2952–2958 (2016).
52. Lu, L. et al. 16 × 16 non-blocking silicon optical switch based on electro-optic Mach-Zehnder interferometers. *Opt. Express* **24**, 9295 (2016).
53. Qiao, L., Tang, W. & Chu, T. 32 × 32 silicon electro-optic switch with built-in monitors and balanced-status units. *Sci. Rep.* **7**, 42306 (2017).
54. Suzuki, K. et al. Strictly non-blocking 8 × 8 silicon photonics switch operating in the O-Band. *J. Light. Technol.* **39**, 1096–1101 (2021).
55. Gao, W. et al. Broadband 32 × 32 strictly-nonblocking optical switch on a multi-layer Si-on-SOI platform. *Laser Photon. Rev.* **17**, 2300275 (2023).
56. Tanizawa, K. et al. Ultra-compact 32 × 32 strictly-non-blocking Si-wire optical switch with fan-out LGA interposer. *Opt. Express* **23**, 17599–17606 (2015).
57. Bogaerts, W. et al. Programmable photonic circuits. *Nature* **586**, 207–216 (2020).
58. Wetzstein, G. et al. Inference in artificial intelligence with deep optics and photonics. *Nature* **588**, 39–47 (2020).
59. Bao, J. et al. Very-large-scale integrated quantum graph photonics. *Nat. Photon.* **17**, 573–581 (2023).
60. Harris, N. C. et al. Efficient, compact and low loss thermo-optic phase shifter in silicon. *Opt. Express* **22**, 10487 (2014).
61. Chen, R. et al. Deterministic quasi-continuous tuning of phase-change material integrated on a high-volume 300-mm silicon photonics platform. *Npj Nanophoton.* **1**, 7 (2024).
62. Quack, N. et al. Integrated silicon photonic MEMS. *Microsyst. Nanoeng.* **9**, 1–22 (2023).
63. Siew, S. Y. et al. Review of silicon photonics technology and platform development. *J. Light. Technol.* **39**, 4374–4389 (2021).
64. Dupuis, N. et al. Nanosecond-scale Mach-Zehnder-based CMOS Photonic Switch Fabrics. *J. Light. Technol.* 1–1 <https://doi.org/10.1109/JLT.2016.2601259> (2016).
65. Zhang, W. & Yao, J. Photonic integrated field-programmable disk array signal processor. *Nat. Commun.* **11**, 406 (2020).
66. Errando-Herranz, C. et al. MEMS for Photonic Integrated Circuits. *IEEE J. Sel. Top. Quant. Electron.* **26**, 1–16 (2020).
67. Torrijos-Morán, L., Griol, A. & García-Rupérez, J. Slow light bimodal interferometry in one-dimensional photonic crystal waveguides. *Light Sci. Appl.* **10**, 16 (2021).
68. Torrijos-Morán, L., Pérez-Galacho, D. & Pérez-López, D. Silicon programmable photonic circuits based on periodic bimodal waveguides. *Laser Photon. Rev.* **18**, 2300505 (2024).
69. Fang, Z. et al. Ultra-low-energy programmable non-volatile silicon photonics based on phase-change materials with graphene heaters. *Nat. Nanotechnol.* **17**, 842–848 (2022).
70. Xie, Y. et al. Towards large-scale programmable silicon photonic chip for signal processing. *Nanophotonics* **13**, 2051–2073 (2024).
71. Xu, M. et al. High-performance coherent optical modulators based on thin-film lithium niobate platform. *Nat. Commun.* **11**, 3911 (2020).
72. Zhu, D. et al. Integrated photonics on thin-film lithium niobate. *Adv. Opt. Photon.* **13**, 242–352 (2021).
73. Margalit, N. et al. Perspective on the future of silicon photonics and electronics. *Appl. Phys. Lett.* **118**, 220501 (2021).
74. Ribeiro, A. & Bogaerts, W. Digitally controlled multiplexed silicon photonics phase shifter using heaters with integrated diodes. *Opt. Express* **25**, 29778 (2017).
75. Ribeiro, A. et al. Column-row addressing of thermo-optic phase shifters for controlling large silicon photonic circuits. *IEEE J. Sel. Top. Quant. Electron.* **26**, 1–8 (2020).
76. Zanetto, F. et al. Time-multiplexed control of programmable silicon photonic circuits enabled by monolithic CMOS electronics. *Laser Photon. Rev.* **17**, 2300124 (2023).
77. Bogaerts, W. & Rahim, A. Programmable photonics: an opportunity for an accessible large-volume PIC ecosystem. *IEEE J. Sel. Top. Quantum Electron.* **26**, 1–17 (2020).
78. Xu, X. et al. Self-calibrating programmable photonic integrated circuits. *Nat. Photon.* **16**, 595–602 (2022).
79. Papadovasilakis, M. et al. Fabrication tolerant and wavelength independent arbitrary power splitters on a monolithic silicon photonics platform. *Opt. Express* **30**, 33780 (2022).
80. Cherchi, M. Autocorrective interferometers for photonic integrated circuits. *Smart Photonic and Optoelectronic Integrated Circuits* **12005**, 37–50 (2022).
81. Miller, D. A. B. Perfect optics with imperfect components. *Optica* **2**, 747–750 (2015).
82. Hamerly, R., Bandyopadhyay, S. & Englund, D. Asymptotically fault-tolerant programmable photonics. *Nat. Commun.* **13**, 6831 (2022).
83. Marpaung, D., Yao, J. & Capmany, J. Integrated microwave photonics. *Nat. Photon.* **13**, 80–90 (2019).
84. Jiao, S. et al. All-optical logic gate computing for high-speed parallel information processing. *Opto-Electron. Sci.* **1**, 220010–220010 (2022).
85. Liu, H. et al. Lightwave fabrics: at-scale optical circuit switching for datacenter and machine learning systems. In *Proc. ACM SIGCOMM 2023 Conference* 499–515. <https://doi.org/10.1145/3603269.3604836> (ACM, 2023).
86. Urata, R. et al. Apollo: large-scale deployment of optical circuit switching for datacenter networking. *Optical Fiber Communication Conference M2G-1* (2023).
87. Ben Yoo, S. J. Prospects and challenges of photonic switching in data centers and computing systems. *J. Light. Technol.* **40**, 2214–2243 (2022).
88. Kundu, I., Cottle, E., Michel, F., Wilson, J. & New, N. The dawn of energy efficient computing: optically accelerating the fast fourier transform core. *Photonics in Switching and Computing 2021 M3B.1*. <https://doi.org/10.1364/PSC.2021.M3B.1> (Optica Publishing Group, 2021).
89. Cole, C. Optical and electrical programmable computing energy use comparison. *Opt. Express* **29**, 13153–13170 (2021).
90. Brunner, D., Marandi, A., Bogaerts, W. & Ozcan, A. Photonics for computing and computing for photonics. *Nanophotonics* **9**, 4053–4054 (2020).



91. Zhu, H. H. et al. Space-efficient optical computing with an integrated chip diffractive neural network. *Nat. Commun.* **13**, 1044 (2022).
92. Gholami, A. et al. AI and Memory Wall. *IEEE Micro* **44**, 33–39 (2024).
93. Hubara, I. et al. Quantized neural networks: Training neural networks with low precision weights and activations. *J. Mach. Learn. Res.* **18**, 1–30 (2018).
94. Jacob, B. et al. Quantization and training of neural networks for efficient integer-arithmetic-only inference. In *2018 IEEE/CVF Conference on Computer Vision and Pattern Recognition* 2704–2713. <https://doi.org/10.1109/CVPR.2018.00286> (IEEE, 2018).
95. Ahmed, S. R. et al. Universal photonic artificial intelligence acceleration. *Nature* **640**, 368–374 (2025).
96. Dai, B., Niu, J., Ren, T., Hu, Z. & Atiquzzaman, M. Towards energy-efficient scheduling of UAV and base station hybrid enabled mobile edge computing. *IEEE Trans. Veh. Technol.* **71**, 915–930 (2022).
97. Pierangeli, D., Marcucci, G. & Conti, C. Large-scale photonic ising machine by spatial light modulation. *Phys. Rev. Lett.* **122**, 213902 (2019).
98. Alexander, K. et al. A manufacturable platform for photonic quantum computing. *Nature* 1–3 <https://doi.org/10.1038/s41586-025-08820-7> (2025).
99. Aghaee Rad, H. et al. Scaling and networking a modular photonic quantum computer. *Nature* **638**, 912–919 (2025).
100. Lacava, C., Ettabib, M. A. & Petropoulos, P. Nonlinear Silicon photonic signal processing devices for future optical networks. *Appl. Sci.* **7**, 103 (2017).
101. Turitsyn, S. K. et al. Nonlinear Fourier transform for optical data processing and transmission: advances and perspectives. *Optica* **4**, 307–322 (2017).
102. Rausell Campo, J. R. & Pérez-López, D. Reconfigurable activation functions in integrated optical neural networks. *IEEE J. Sel. Top. Quant. Electron.* **28**, 1–13 (2022).
103. Al-Qadasi, M. A., Chrostowski, L., Shastri, B. J. & Shekhar, S. Scaling up silicon photonic-based accelerators: challenges and opportunities. *APL Photon.* **7**, 020902 (2022).

## Author contributions

D.P.L. conceived the original idea of the article. All authors processed the data and wrote the main manuscript text. All authors reviewed the manuscript. L.T.M. prepared the figures.

## Competing interests

The Authors declare no Competing Non-Financial Interests but the following Competing Financial Interests: D.P.L. owns shares at iPronics program-mable photonics S.L.

## Additional information

**Correspondence** and requests for materials should be addressed to Daniel Pérez-López or Luis Torrijos-Morán.

**Reprints and permissions information** is available at <http://www.nature.com/reprints>

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License, which permits any non-commercial use, sharing, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if you modified the licensed material. You do not have permission under this licence to share adapted material derived from this article or parts of it. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by-nc-nd/4.0/>.

© The Author(s) 2025