TABLE OF CONTENTS	Page
DECLARATION	i
CERTIFICATE	ii
ACKNOWLEDGEMENTS	iii
ABSTRACT	iv
LIST OF TABLES	v
LIST OF FIGURES	vi
LIST OF ABBREVIATIONS	vii
CHAPTER 1 INTRODUCTION	1
1.1. GENERAL INTRODUCTION	1
1.2. STATEMENT OF PROBLEM	2
1.3. OBJECTIVE OF PROJECT	3
1.4. ORGANISATION OF THESIS	4
1.5. BLOCK DIAGRAM	5
CHAPTER 2 LITERATURE SURVEY	6
2.1. INTRODUCTION	6
2.2. WORKING OPERATION	7
2.3. EXISTING SYSTEM	8
CHAPTER 3 METHODOLOGY	10
3.1. PROPOSED SYSTEM	10
3.2. INTERFACING	11
3.3. HARDWARE USED	13
3.4. SOFTWARE USED	13
3.5. SIGNIFICANCE	14
CHAPTER 4 HARDWARE SPECIFICATION	15
4.1. MICROCONTROLLER	15
4.1.1. AT89S52 FEATURES	16
4.1.2. MEMORY ARCHITECTURE	17
4.1.3. INSTRUCTION SET	18
4.1.4. PIN DESCRIPTION.	20
4.2. POWER SUPPLY	30
4.2.1. STEP DOWN TRANSFORMER	30
4.2.2. RECTIFIER	31

4.2.3. FILTER CAPACITOR	31
4.2.4. VOLTAGE REGULATOR	32
4.3. 2X16 LCD	33
4.4. OPTOCOUPLER	35
4.5. ENERGY METER	35
4.6. TRANSISTOR	36
4.7. RELAY	37
CHAPTER 5 SOFTWARE SPECIFICATIONS	38
5.1. PROTEUS	38
5.2. KEIL	40
5.3. COMPILING THE PROGRAM	41
CHAPTER 6 IMPLEMENTATION	44
6.1. WORKING	44
6.2. INTERFACING LCD	46
6.3. CIRCUIT	48
CHAPTER 7 FUTURE SCOPE AND APPLICATIONS	50
CHAPTER 8 CONCLUSION	51
APPENDIX A	52
APPENDIX B	54
REFRENCES	55