




# Lab 2 Preparation

# Lab 2

- Lab 2 topics:
  - Design hierarchy
    - More multiplexers!
  - Decoders
    - 7-segment displays
- The DE1-SoC
  - Using Logisim with the DE1-SoC board
- More useful Logisim components.




# What you'll be doing

- Only two parts in this week's lab:
  - **Part I – 1 mark**
    - **Hierarchical design** (using existing modules as components in larger modules)
  - **Part II – 2 marks**
    - Using **Karnaugh maps** to create the circuits for a seven-segment display
- Remember: This will take much more time than Lab 1!

# Tasks for Lab 2


- Part I: **Hierarchical module design**
  - Once created, a module can be used as a component in other modules.
  - You need to practice modular design (do not copy and paste past circuits!)





# Tasks for Lab 2

- Part I: Hierarchical module design.

- Make a 4-to-1 mux out of 2-to-1 muxes.



$s_0$	Y
0	A
1	B




$s_1$	$s_0$	Y
0	0	U
0	1	V
1	0	W
1	1	X

# Tasks for Lab 2


- Part I: Designing with modules.
  - If each 2-to-1 mux can handle 2 inputs, how to build something that handles 4?
  - How would you make a 4-input function out of 2-input functions?

The select bit logic requires a little extra thought.




# Tasks for Lab 2

- **Part I: Hierarchical modules in Logisim.**
  - Once you have your 4-to-1 mux design, implement and test it in Logisim.
  - Rename the initial module you create as `mux2to1` and fill it with the circuit for a 2-to-1 multiplexer.
    - Make sure to label the input and output pins!



# Tasks for Lab 2

- **Part I: Hierarchical modules in Logisim.**
  - Create a new module and add the mux2to1 as a component.






# Tasks for Lab 2

- **Part I: Hierarchical module design.**
  - The outer 4-to-1 mux will need to be implemented using multiple 2-to-1 mux circuits.
  - The final step is to upload the 4-to-1 mux to the DE1-SoC board.
    - Use the following labels for the input and output pins of this outer module:
      - Inputs: SW0, SW1, SW2, etc.
      - Output: LEDR0
    - These labs correspond to DE1-SOC inputs (switches) and outputs (LED lights).

# Meet the DE1-SoC board!



Switches & LED lights

Field Programmable Gate Array (FPGA)

# Meet the DE1-SoC board!


- During the pandemic, we were never able to upload your designs from Logism onto the DE1-SOC.
  - Yay for in-person learning!
- What is the DE1-SOC?
  - It's a System On a Chip (SoC) with:
    - Altera's Cyclone® V 5CSEMA5F31 FPGA, and
    - a Dual-core ARM Cortex-A9 hard processor (HPS)
  - 64 MB SDRAM on FPGA device
  - Six 7-segment displays
  - 10 toggle switches
  - 10 LEDs
  - 9 green LEDs
  - Four pushbutton switches

# Once more with the FPGA

- You uploaded your design for the last part of Lab 1, so repeat the steps here again for Part I
  - Have your Logisim circuit ready to show in case your design doesn't upload properly!
- Only doing this for Part I (the second part doesn't work on the DE1 board)
  - For future labs, you can upload your designs to the FPGA and try them out on hardware (not just in Logisim).
  - We'll only ask for a hardware design once more (Lab 4), but not on the DE1-SoC


# Tasks for Lab 2

- Part II: The 7-segment decoder.
  - This is one of the components in the Logisim toolkit.
  - Also one of the components on the DE1-SOC board!




# Exploring Logisim Components

- This components and others are listed under Input/Output, for future reference:
  - Button: Can be mapped to the switches and buttons on the DE1 board. Only outputs a 1 when held down with Poke.
  - 7-Segment Display: Can be mapped to the 7-segment display on the DE1 board.
  - LED: Can be mapped to the outputs on the DE1 board.
- Note: always start with the default input/output type from the tool bar and only switch to the above if necessary



# Useful Components in Logisim


- Wiring:
  - Splitter: Splits buses into individual wires or smaller buses. Works both ways.
  - Clock
  - Constant: Outputs a constant value (can be multiple bits on a bus).
  - Bit Extender: Pads or sign extends bits on a bus.
- You can even make a transistor circuit with the components at the bottom 😊





# Useful Components in Logisim


- Arithmetic and memory:
  - Some of the arithmetic components will be useful in later labs. Details about each one can be found in:  
<http://www.cburch.com/logisim/docs/2.3.0/libs/arith/index.html>
    - This doc is for an earlier version, some components may look different now.
  - We will be exploring the memory components later in the course.





# Tasks for Lab 2



- The diagram on the right illustrates how to use the inputs to the 7-segment decoder (or the HEX decoder) to activate the segments.
- Each segment is **active-high**, meaning that if you set an input to 1, the corresponding segment will turn on.
  - The DE1-SOC board is the opposite (i.e. **active-low**)



# Tasks for Lab 2

- Ultimate goal:

1. Take a 4-bit input coming from the switches on the and interpret those as binary number:




2. Create seven circuits, one for each segment on the right to activate each segment based on the 4-bit input values.
  - For example: If input is 0000, display "0" on the segments. If input is 1111, display "F" on the segments.

# Activating 7-seg displays

- The diagram on the right illustrates the 16 digits we want to show on the 7-segment display.
- How do we make this happen?
  - Consider segment 0 (the top segment in each digit).
  - Need to set it high in the following input cases:

<u>Input</u>		<u>Display</u>
0000	--	"0"
0010	--	"2"
0011	--	"3"
0101	--	"5"
0110	--	"6"
0111	--	"7"
1000	--	"8"
1001	--	"9"
1010	--	"A"
1100	--	"C"
1110	--	"E"
1111	--	"F"



- How do we express this?

# Activating 7-seg displays

- Answer: Karnaugh Maps!

	$\overline{SW1} * \overline{SW0}$	$\overline{SW1} * SW0$	$SW1 * SW0$	$SW1 * \overline{SW0}$
$\overline{SW3} * \overline{SW2}$				
$\overline{SW3} * SW2$				
$SW3 * SW2$				
$SW3 * \overline{SW2}$				

- If we can fill in these table values, we can figure out the circuit's behaviour.

# Segment 0 truth table

SW3	SW2	SW1	SW0	HEX[0]
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

# Segment 0 Karnaugh Map

- Now to fill in the table below....

	$\overline{SW1} * \overline{SW0}$	$\overline{SW1} * SW0$	$SW1 * SW0$	$SW1 * \overline{SW0}$
$\overline{SW3} * \overline{SW2}$	1	0	1	1
$\overline{SW3} * SW2$	0	1	1	1
$SW3 * SW2$	1	0	1	1
$SW3 * \overline{SW2}$	1	1	0	1

- What are the groupings that you see here?
  - Yes, overlapping is allowed 😊

# Segment 0 Karnaugh Map

- What are the equations for these groups?

	$\overline{SW1} * \overline{SW0}$	$\overline{SW1} * SW0$	$SW1 * SW0$	$SW1 * \overline{SW0}$
$\overline{SW3} * \overline{SW2}$	1	0	1	1
$\overline{SW3} * SW2$	0	1	1	1
$SW3 * SW2$	1	0	1	1
$SW3 * \overline{SW2}$	1	1	0	1

$$SW3 * SW2 * SW1$$

$$SW2 * SW1$$

$$SW3 * SW2 * SW0$$

$$SW3 * SW1$$

$$SW3 * SW2 * \overline{SW0}$$

$$SW3 * \overline{SW0}$$

Can you figure out which terms are inverted to make these groups work?

# Tasks for Lab 2

- Repeat this process seven times to implement the behaviour for each of the seven segments in the HEX display.
  - Try to get the minimal circuit for each!
- Once you're done, your seven circuits go into the decoder module in the middle of the diagram above.
  - Make sure to test each segment as you go!

