## Lab 3: The Arithmetic Logic Unit

Frederick Meneses

January 30, 2023

## Part I

2. Export the subcircuit schematic as an image and include it in your report.




Figure 1: A schematic of ripple\_carry4.

3. Include a screenshot of your simulated test vector for the 4-bit Ripple Carry Adder.

## Part II

- 1. Export the subcircuit schematic of each operation as an image and include it in your report.
- $2.\,$  Include a screen shot of your simulated test vectors for op3, op4, and op5.
- 3. Export the ALU schematic as an image and include it in your report.




Figure 2: A simulation ripple\_carry4.




Figure 3: A schematic of op0.




Figure 4: A schematic of op1.




Figure 5: A schematic of op2.




Figure 6: A schematic of op3.




Figure 7: A schematic of op4.



Figure 8: A schematic of op5.




Figure 9: A simulation of op3.




Figure 10: A simulation of op4.

• • •	Te	Test Vector op5 of lab3				
	Passed: 4 Failed: 0					
	Status	Α	В	ALL	lout	
	pass			1111		
	pass			0000		
	pass	0101			0101	
	pass	1010	1010	1010	1010	

Figure 11: A simulation of op5.




Figure 12: A schematic of the ALU.