# Lab 3 Preparation

## What this lab requires


- More practice with Logisim, and explore some new components.
  - Arithmetic operators!
- Implementing some logical devices.
  - Full adder circuit, ALU.
- Learning some hierarchical design.
  - Mux + adders = ALU.

#### Lab Breakdown

- Three major parts for this lab:
  - Part I: Creating a ripple carry adder 1 mark
  - Part II: Creating an ALU 1.5 mark
  - Part III: Connecting the 7-segment
    display
    o.5 mark


# Part 1: Ripple Carry Adders

- Implement a Ripple Carry Adder by connecting (chaining) four full-adders together.
  - Must use hierarchical design!




#### Part 2: ALU

- The ALU (Arithmetic Logic Unit) uses a mux to choose a single output value from a series of modules.
  - Each of these multiplexer inputs is connected to a module that performs a single arithmetic or logical operation.




- Try to you reuse the modules you made in Lab 2.
- The handout includes syntax for some new (and potentially useful) operators



# Part 3: ALU + 7-seg Display

- What you're supposed to do:
  - Show the output of the ALU on a 7-seg display
  - Reuse your Lab 2 work as a module in Lab 3!



# Splitter in Logisim

- Splitter can be very useful in Logisim. You can find them under Wiring in components.
- They can be used in two ways:
  - Separating a multi-bit signal,
  - Concatenating signals together.



### Bitwise Operations

- Bitwise Operations
  - If you use a bitwise operation with two n-bit operands, the result is also an n-bit vector.
  - For example:

```
0101 & 0011 \rightarrow 0001
```

- More general mathematical notation:
- $(X_{n-1}X_{n-2}..X_1X_0 \& Y_{n-1}Y_{n-2}..Y_1Y_0)$  results in  $W_{n-1}W_{n-2}..W_1W_0$  where  $W_i$  is  $(X_i \& Y_i)$  for every i in [0,n-1].
- In Logisim, this can be achieved using Splitter.
  - For a bitwise AND:
    - Split the signal into separate bits,
    - Use AND gates on each pair of bits,
    - Concatenate the result bits together

### Reduction Operators

- Reduction Operations have the same approach as bitwise operations, but
  - They take a single multi-bit operand, and
  - The result is a single-bit output.
- In Logisim, we achieve this using splitters as well.
  - For reductive AND:
    - Split the signal into individual bits
    - Connect these bits to the inputs of a single AND gate

#### Replication and Concatenation

- The binary value 011 (3 in decimal) is the same as 0011 or 00000011.
  - Adding zeros in the most significant bits of a positive or an unsigned number does NOT change the number being represented!
  - Example:
    - If the output of a module is 3-bits and you want to feed it to a 5-bit input of another module, you'd need to use both replication & concatenation!
- In Logisim, this is achieved using Bit Extender under Wiring in components.