## Project Name

## **OF PN Project Name**

**Project Name** 

**Block Name** 

# Digital High Level Design

Version 0.1

Amit Biran 305279093

Aviran Huga 302901517 verification guide

Version 0.1 4 June 2007

#### **Revision Log**

]	Rev	Change	Description	Reason for change	Done By	Date
(	0.1	Initial document			Shy Hamami	4,Jun,2007
(	0.2	Digital Changes			Amir Kolaman	14,Jul,2007

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	1 of 20

## Digital Cat Recognizer Test Plan

0.3	Functional Verification		Amir Kolaman	4,November 2007

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	2 of 20

## **Table of Contents**

L	IST OF FIGURES	4
L	IST OF TABLES	5
1.	VERIFICATION PLAN	6
	1.1 Verification Test Objectives	7
	1.2 Test Bench Architecture and Functionality	7
	1.3 Functional Coverage	9
	1.4 Test Bench Functional Checkers	10
2.	VERIFICATION IMPLEMENTATION	11
	2.1 Functional Coverage	12
	2.2 Stimulus	12
	2.3 Interface	14
3.	VERFICTION RESULTS	15
	3.1 Functional coverage report and checkers coverage report :	15
4.	GOLDEN MODEL	18
5.	APPENDIX	20
	5.1 Terminology	20
	5.2 References	

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	3 of 20

## LIST OF FIGURES

Figure 1-Test Bench Block Diagram 8

Figure 2- combining system verilog with graphical views of verilog 2005 11

Figure 3- functional coverage code 12

Figure 4- random generator class to randomize the data for the random input test 13

Figure 5-APB interface 14

Figure 6- coverage 15

Figure 7- verification result 17

Figure 8- golden model vs verification result 18

Figure 9- code for golden model 19

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	4 of 20

## LIST OF TABLES

Table 1- tests description 6

Table 2- Test Plan Functional Coverage 9

Table 3- functional checker 10

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	5 of 20

#### 1. VERIFICATION PLAN

In order to prove that our module works correctly and that it is stable and reliable we made a verification environment and tested the module in three main scenarios:

- 1)Standard Scenarios 40 standard pictures are being loaded into the module.
- 2) Extreme Scenarios- non standard pictures are being loaded into the module we get non standard pictures by creating random pixel values.
- 3)Forbidden Scenarios- we test the module in a forbidden scenarios for example trying to load a picture while in reset mode.

**Table 1- tests description** 

Test Number	Functionality being tested	Test data set	Expected result	Scenario
1	Read and Write proper values into the registers	Valid and random images	we want to bew able to read the correct data from each register in the address space	Standard Extreme
2	Reset is working correctly	any	CatRecOut not equal 1 while reset is active	Standard Extreme Forbidden
3	Valid calculation	Valid and random images, weight files	The value we calculate always equal to the sigma of the pixels times the weights.	Standard Extreme

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	6 of 20

#### 1.1 Verification Test Objectives

The objective of our test is to determine whether the data is being loaded correctly into the module, if the output of the module is correct and if at any point of the calculation our module hold a correct value. Also we check that the board work as expected in reset mode means its ideal.,

#### 1.2 Test Bench Architecture and Functionality

Our test has three main components:

- 1)Stimulus communicate with the DUT feed data to it and change its states in our case it stimulate a CPU.
- 2)Checker listens to the output of the DUT and make sure that its states are leagal and that the output is correct.
- 3)Coverager make sure we cover all the functionality we need to in our DUT.

The way our testbench works is the following:

The stimulus first use reset for a while this give the checker a chance to make sure that the DUT is ideal after that, the stimulus loads data into the registers and triggers the start of the calculation by writing 1 into register in address 0. While the stimulus writes the data the checker makes sure that correct data was written into the registers (the checker has a reference to the registers), the way the checker does that is by finding that the PWRITE and PSEL are up then it knows that on the next clock the value on the PWDATA should be in the register of address PADDR and this is exactly what the checker check. While the calculation is running the checker preform a calculation on its own according to the data inside the registers(which was proven to be correct on the writing stage) each clock the checker makes sure that the value it calculated feats the data the module calculated (the checker has a reference to the accumulator which holds the value inside the module). Once finished the checker makes sure that the output feats the output it expects according to the calculation that happened inside the checker.

Between each picture the stimulus raise the reset which gives the checker another chance to check if the reset works correctly.

While the test is running the coverage makes sure we cover all the functionality. The manner in which this process happens will be discussed in the functional cover section of this report.

The way the stimulus checker DUT and coverage communicate is through the DUT interface means each module holds the same reference to the DUT input and output ports interface. This way the checker and coverage can know when stimulus loads data, raise reset and also when the DUT outputs new data.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	7 of 20




Figure 1-Test Bench Block Diagram

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	8 of 20

## 1.3 Functional Coverage

Given below is a description of our functional coverage:

**Table 2- Test Plan Functional Coverage** 

FUNCTION	EVENT	COVERAGE POINT	BINS	scenario
rst_counter	Posedge rst	rst	0,1	all
PSEL_counter	Posedge clock	PSEL	0,1	all
PENABLE_counter	Posedge clock	PENABLE	0:1	all
address	Posedge clock	PADDR	[1500:0],[3000:1501],[4096:3001]	Standard Extreme

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	9 of 20

#### 1.4 Test Bench Functional Checkers

Here, describe the functional Checkers for each of the test conditions we have covered, and also describe what are the expected results of the specific test case.

Condition – at what condition should the function be checked?

Expected – what are the expected results?

**Table 3- functional checker** 

Condition	Event	Expected Result	Scenario
Reset Active	Posedge reset	@( checker_Interface.rst) (checker_Interface.rst==1)  -> (checker_Interface.CatRecOut!=1);	Standard
Valid registers value on write	Posedge clock	@(posedge checker_Interface.clk) checker_Interface.PSEL && !checker_Interface.PENABLE && checker_Interface.PWRITE     && !first_time  -> (registers[last_Address]==last_value); (first time means is 1 until we find that calculation started then it changes to 0 until the next image is loaded)	Standard
Valid accumulator value	Posedge clock	@(posedge checker_Interface.clk) calc_counter>=1 && calc_counter <=4096  -> calculated_acc_val == acc_val;	Standard
Valid output	Posedge clock	APB.CatRecOut == 1'b0  -> (currentResult < 0)	Standard
Accumulate currentResult checker	Posedge clock	@(posedge checker_Interface.clk) checker_Interface.CatRecOut == 1  -> (last_result>0);	Standard

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	10 of 20

## 2. VERIFICATION IMPLEMENTATION




Figure 2- combining system verilog with graphical views of verilog 2005

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	11 of 20

#### 2.1 Functional Coverage

Here is the code for the functional coverage:

```
Tessetall
Timesolian/15p

Tessetall
Timesolian/15p

Tessetall
Timesolian/15p

Tessetall
Timesolian/15p

Tessetall
Timesolian/15p

Tessetall
Timesolian
Tim
```

Figure 3- functional coverage code

#### 2.2 Stimulus

The code for the stimulus module is pretty long we decided to not add it to this document so it will stay organized and neat therefore please see stimulus\_random.sv in the project. we already discussed the way in which we implemented the stimulus.

Below is a class we wrote to generate random numbers for the random images.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	12 of 20

Figure 4- random generator class to randomize the data for the random input test

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	13 of 20

#### 2.3 Interface

```
timescale 1ns/10ps
interface cat_recognizer_interface #( parameter Amba_Word = 24,
 parameter Amba_Addr_Depth = 13,
  parameter Weight_precision = 5
  logic PENABLE;
  logic PWRITE;
  logic clk;
 logic rst;
 logic [Amba_Addr_Depth-1:0] PADDR;
 logic [Amba Word-1:0] PWDATA;
 logic[Amba_Word-1:0] PRDATA;
  logic CatRecOut;
modport stimuls (input PENABLE, PSEL, PWRITE, clk, rst, PADDR, PWDATA);
modport cat (input PENABLE, PSEL, PWRITE, clk, rst, PADDR, PWDATA,
                  output PRDATA, CatRecOut);
modport checkr_coveragr (input PENABLE, PSEL, PWRITE, clk, rst, PADDR, PWDATA, PRDATA, CatRecOut);
```

Figure 5-APB interface

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	14 of 20

## 3. VERFICTION RESULTS

#### 3.1 Functional coverage report and checkers coverage report:




Figure 6- coverage

TYPE /tb_CatRecognizer/coverager1/cg 100.0% 100 Cover covered/total bins: 11 11 11	COVERGROUP COVERAGE:			
covered/total bins:         11         11           missing/total bins:         0         11           % Hit:         100.0%         100           Coverpoint cg::rst_counter         100.0%         100           covered/total bins:         2         2           missing/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::PSEL_counter         100.0%         100           covered/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::PENABLE_counter         100.0%         100           covered/total bins:         0         2           w Hit:         100.0%         100           Coverpoint cg::PWRITE_counter         100.0%         100           covered/total bins:         2         2           missing/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::address         100.0%         100           covered/total bins:         0         3           missing/total bins:         0         3           % Hit:         100.0%         100           Covergro	Covergroup	Metric	Goal	Status
covered/total bins:         11         11           missing/total bins:         0         11           % Hit:         100.0%         100           Coverpoint cg::rst_counter         100.0%         100           covered/total bins:         2         2           missing/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::PSEL_counter         100.0%         100           covered/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::PENABLE_counter         100.0%         100           covered/total bins:         0         2           w Hit:         100.0%         100           Coverpoint cg::PWRITE_counter         100.0%         100           covered/total bins:         2         2           missing/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::address         100.0%         100           covered/total bins:         0         3           missing/total bins:         0         3           % Hit:         100.0%         100           Covergro				
covered/total bins:         11         11           missing/total bins:         0         11           % Hit:         100.0%         100           Coverpoint cg::rst_counter         100.0%         100           covered/total bins:         2         2           missing/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::PSEL_counter         100.0%         100           covered/total bins:         0         2           missing/total bins:         0         2           % Hit:         100.0%         100         Cover           Coverpoint cg::PENABLE_counter         100.0%         100         Cover           covered/total bins:         0         2         2           w Hit:         100.0%         100         Cover           Coverpoint cg::PWRITE_counter         100.0%         100         Cover           covered/total bins:         2         2         2           missing/total bins:         0         2         2           w Hit:         100.0%         100         Cover           covered/total bins:         0         3         3         3	TYPE /tb CatRecognizer/coverager1/cg	100.0%	100	Covered
<pre>% Hit:</pre>	covered/total bins:	11	11	
Coverpoint cg::rst_counter	missing/total bins:	0	11	
covered/total bins:         2         2           missing/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::PSEL_counter         100.0%         100           covered/total bins:         2         2           missing/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::PENABLE_counter         100.0%         100           covered/total bins:         2         2           missing/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::PWRITE_counter         100.0%         100           covered/total bins:         2         2           % Hit:         100.0%         100           Coverpoint cg::address         100.0%         100           covered/total bins:         3         3           % Hit:         100.0%         100           Covergroup instance \/tb_CatRecognizer/coverager1/cov         100.0%         100           Covered/total bins:         11         11           missing/total bins:         0         11           % Hit:         100.0%         100	% Hit:	100.0%	100	
covered/total bins:         2         2           missing/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::PSEL_counter         100.0%         100           covered/total bins:         2         2           missing/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::PENABLE_counter         100.0%         100           covered/total bins:         2         2           missing/total bins:         0         2           % Hit:         100.0%         100           Coverpoint cg::PWRITE_counter         100.0%         100           covered/total bins:         2         2           % Hit:         100.0%         100           Coverpoint cg::address         100.0%         100           covered/total bins:         3         3           % Hit:         100.0%         100           Covergroup instance \/tb_CatRecognizer/coverager1/cov         100.0%         100           Covered/total bins:         11         11           missing/total bins:         0         11           % Hit:         100.0%         100	Coverpoint cg::rst counter	100.0%	100	Covered
<pre>% Hit: Coverpoint cg::PSEL_counter</pre>		2	2	
% Hit:       100.0%       100         Coverpoint cg::PSEL_counter       100.0%       100       Cover cover covered/total bins:       2       2         missing/total bins:       0       2       2         % Hit:       100.0%       100       Cover covered/total bins:       2       2         coverpoint cg::PWRITE_counter       100.0%       100       Cover covered/total bins:       2       2         % Hit:       100.0%       100       Cover covered/total bins:       0       2         % Hit:       100.0%       100       Cover covered/total bins:       3       3         missing/total bins:       0       3       3         missing/total bins:       0       3       3         % Hit:       100.0%       100       Cover covered/total bins:         covergroup instance \/tb_CatRecognizer/coverager1/cov       100.0%       100       Cover covered/total bins:         missing/total bins:       0       11       11       11         missing/total bins:       0       11       0       Cover covered/total bins:       0       2       2       2         missing/total bins:       0       0       100       Cover covered/total bins:       0       10 </td <td>missing/total bins:</td> <td>0</td> <td>2</td> <td></td>	missing/total bins:	0	2	
Covered/total bins:	<del>_</del>	100.0%	100	
Covered/total bins:	Coverpoint cg::PSEL counter	100.0%	100	Covered
% Hit:       100.0%       100         Coverpoint cg::PENABLE_counter       100.0%       100       Cover cover covered/total bins:       2       2       2         missing/total bins:       0       2		2	2	
% Hit:       100.0%       100         Coverpoint cg::PENABLE_counter       100.0%       100       Cover cover covered/total bins:       2       2       2         missing/total bins:       0       2	missing/total bins:	0	2	
covered/total bins:       2       2         missing/total bins:       0       2         % Hit:       100.0%       100         Coverpoint cg::PWRITE_counter       100.0%       100         covered/total bins:       2       2         missing/total bins:       0       2         % Hit:       100.0%       100         Coverpoint cg::address       100.0%       100         covered/total bins:       3       3         missing/total bins:       0       3         % Hit:       100.0%       100         Covergroup instance \/tb_CatRecognizer/coverager1/cov       100.0%       100         covered/total bins:       0       11         missing/total bins:       0       11         % Hit:       100.0%       100         Cover       11       11         missing/total bins:       0       11         % Hit:       100.0%       100         Cover       2       2         missing/total bins:       2       2         missing/total bins:       0       2		100.0%	100	
covered/total bins:       2       2         missing/total bins:       0       2         % Hit:       100.0%       100         Coverpoint cg::PWRITE_counter       100.0%       100         covered/total bins:       2       2         missing/total bins:       0       2         % Hit:       100.0%       100         Coverpoint cg::address       100.0%       100         covered/total bins:       3       3         missing/total bins:       0       3         % Hit:       100.0%       100         Covergroup instance \/tb_CatRecognizer/coverager1/cov       100.0%       100         covered/total bins:       0       11         missing/total bins:       0       11         % Hit:       100.0%       100         Cover       11       11         missing/total bins:       0       11         % Hit:       100.0%       100         Cover       2       2         missing/total bins:       2       2         missing/total bins:       0       2	Coverpoint cg::PENABLE counter	100.0%	100	Covered
missing/total bins:       0       2         % Hit:       100.0%       100         Coverpoint cg::PWRITE_counter       100.0%       100       Cover         covered/total bins:       2       2         missing/total bins:       100.0%       100       Cover         covered/total bins:       3       3         missing/total bins:       0       3       100.0%       100       Cover         Covergroup instance \/tb_CatRecognizer/coverager1/cov       100.0%       100       Cover       Cover         covered/total bins:       11       11       11       11       11       11       11       11       11       11       11       11       11       10       Cover       Cover       Cover       Cover       100.0%       100       Cover       Cover       Cover       Cover       2       2       2       2       2       2       2       2       2       2       2       2       2       2       2       3 <t< td=""><td></td><td></td><td>2</td><td></td></t<>			2	
% Hit:       100.0%       100         Coverpoint cg::PWRITE_counter       100.0%       100       Cover         covered/total bins:       2       2         missing/total bins:       0       2         % Hit:       100.0%       100         Coverpoint cg::address       100.0%       100         covered/total bins:       3       3         missing/total bins:       0       3         % Hit:       100.0%       100         Covergroup instance \/tb_CatRecognizer/coverager1/cov       100.0%       100         covered/total bins:       0       11         missing/total bins:       0       11         % Hit:       100.0%       100         Cover       2       2         missing/total bins:       0       2		0	2	
covered/total bins:       2       2         missing/total bins:       0       2         % Hit:       100.0%       100         Coverpoint cg::address       100.0%       100         covered/total bins:       3       3         missing/total bins:       0       3         % Hit:       100.0%       100         Covergroup instance \/tb_CatRecognizer/coverager1/cov       100.0%       100         covered/total bins:       11       11         missing/total bins:       0       11         Coverpoint rst_counter       100.0%       100         covered/total bins:       2       2         missing/total bins:       0       2		100.0%	100	
covered/total bins:       2       2         missing/total bins:       0       2         % Hit:       100.0%       100         Coverpoint cg::address       100.0%       100         covered/total bins:       3       3         missing/total bins:       0       3         % Hit:       100.0%       100         Covergroup instance \/tb_CatRecognizer/coverager1/cov       100.0%       100         covered/total bins:       11       11         missing/total bins:       0       11         Coverpoint rst_counter       100.0%       100         covered/total bins:       2       2         missing/total bins:       0       2	Coverpoint cg::PWRITE counter	100.0%	100	Covered
missing/total bins:       0       2         % Hit:       100.0%       100         Coverpoint cg::address       100.0%       100       Cover         covered/total bins:       3       3         missing/total bins:       0       3       100         Covergroup instance \/tb_CatRecognizer/coverager1/cov       100.0%       100       Cover         covered/total bins:       11       11       11       11       11       11       11       11       10       Cover       Cover       100       Cover       Cover       2		2	2	
% Hit:       100.0%       100         Coverpoint cg::address       100.0%       100       Cover         covered/total bins:       3       3         missing/total bins:       0       3         % Hit:       100.0%       100         Covergroup instance \/tb_CatRecognizer/coverager1/cov       100.0%       100         covered/total bins:       11       11         missing/total bins:       0       11         % Hit:       100.0%       100         Coverpoint rst_counter       100.0%       100         covered/total bins:       2       2         missing/total bins:       0       2		0	2	
covered/total bins:       3       3         missing/total bins:       0       3         % Hit:       100.0%       100         Covergroup instance \/tb_CatRecognizer/coverager1/cov       100.0%       100       Cover         covered/total bins:       11       11       11       11       11       11       11       11       10       Cover       100       Cover       100       Cover       100       Cover       Cover       2		100.0%	100	
covered/total bins:       3       3         missing/total bins:       0       3         % Hit:       100.0%       100         Covergroup instance \/tb_CatRecognizer/coverager1/cov       100.0%       100       Cover         covered/total bins:       11       11       11       11       11       11       11       11       10       Cover       100       Cover       100       Cover       100       Cover       Cover       2	Coverpoint cg::address	100.0%	100	Covered
<pre>% Hit: Covergroup instance \/tb_CatRecognizer/coverager1/cov</pre>		3	3	
<pre>% Hit: Covergroup instance \/tb_CatRecognizer/coverager1/cov</pre>	•	0	3	
Covergroup instance \/tb_CatRecognizer/coverager1/cov           100.0%         100         Cover           covered/total bins:         11         11           missing/total bins:         0         11           % Hit:         100.0%         100           Coverpoint rst_counter         100.0%         100           covered/total bins:         2         2           missing/total bins:         0         2	<del>-</del>	100.0%	100	
100.0%   100   Cover	Covergroup instance \/tb CatRecognizer/cover			
covered/total bins:       11       11         missing/total bins:       0       11         % Hit:       100.0%       100         Coverpoint rst_counter       100.0%       100       Cover         covered/total bins:       2       2         missing/total bins:       0       2	<u> </u>		100	Covered
missing/total bins:       0       11         % Hit:       100.0%       100         Coverpoint rst_counter       100.0%       100       Cover         covered/total bins:       2       2         missing/total bins:       0       2	covered/total bins:		11	
<pre>% Hit:</pre>	·	0		
Coverpoint rst_counter100.0%100Covercovered/total bins:22missing/total bins:02	3	100.0%	100	
covered/total bins: 2 2 2 missing/total bins: 0 2	Coverpoint rst counter			Covered
missing/total bins: 0 2			2	
J,	·	0		
% Hit: 100.0% 100	% Hit:	100.0%	100	

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	15 of 20

#### Digital Cat Recognizer Test Plan

bin high	152	1	Covered
bin low	199848	1	Covered
Coverpoint PSEL counter	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin high	138157	1	Covered
bin low	61834	1	Covered
Coverpoint PENABLE counter	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin high	69070	1	Covered
bin low	130921	1	Covered
Coverpoint PWRITE counter	100.0%	100	Covered
covered/total bins:	2	2	
missing/total bins:	0	2	
% Hit:	100.0%	100	
bin high	138157	1	Covered
bin low	61834	1	Covered
Coverpoint address	100.0%	100	Covered
covered/total bins:	3	3	
missing/total bins:	0	3	
% Hit:	100.0%	100	
bin low	112909	1	Covered
bin med	51000	1	Covered
bin high	36080	1	Covered

TOTAL COVERGROUP COVERAGE: 100.0% COVERGROUP TYPES: 1

#### DIRECTIVE COVERAGE:

\_\_\_\_\_\_

-----

Name Design Design Lang File(Line) Count

Status

Unit UnitType

\_\_\_\_\_\_

-----

/tb\_CatRecognizer/checker1/cover\_\_valid\_output

Checker Verilog SVA

C:/Users/amitb/Desktop/UNIV/year4/logi/temop/Cat\_Recognizer/cat\_recognizer/cat\_recognizer lib/hdl/checker.sv(73)

60

Covered

/tb CatRecognizer/checker1/cover valid acc val

Checker Verilog SVA

C:/Users/amitb/Desktop/UNIV/year4/logi/temop/Cat\_Recognizer/cat\_recognizer/cat\_recognizer lib/hdl/checker.sv(69)

61425

Covered

/tb\_CatRecognizer/checker1/cover\_\_valid\_reg\_value\_write

Checker Verilog SVA

C:/Users/amitb/Desktop/UNIV/year4/logi/temop/Cat\_Recognizer/cat\_recognizer/cat\_recognizer lib/hdl/checker.sv(65)

69070

Covered

/tb\_CatRecognizer/checker1/cover\_\_reset\_active

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	16 of 20

```
Checker Verilog SVA
```

C:/Users/amitb/Desktop/UNIV/year4/logi/temop/Cat\_Recognizer/cat\_recognizer/cat\_recognizer lib/hdl/checker.sv(61)

18

Covered

TOTAL DIRECTIVE COVERAGE: 100.0% COVERS: 4

We got 100 percent of functional coverage and the testbench runs for 200us without errors which means that our design is on the right direction but obviously we cant be sure this verification has taken a few days while in real companies they preform verification for months.

```
# FORTHERMORE THE TREE OF SUPPLIES, CONTINUED, SOUTH TREE.

# FORTHERMORE, THE INTRODUCTION STRONG STRONG AND STRONG STRO
```

Figure 7- verification result

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	17 of 20

#### 4. GOLDEN MODEL

Result of our golden model vs our results:

```
C:\Users\amitb\AppData\Local\Programs\Python\Python36\python.exe C:/Users\amitb\AppData\Local\Programs\Python\Python36\python.exe C:/Users\amitb\AppData\Local\Programs\Python\Python36\python.exe C:/Users\amitb\AppData\Local\Programs\Python\Python36\python.exe C:/Users\amitb\AppData\Local\Programs\Python\Python36\python.exe C:/Users\amitb\AppData\Local\Programs\Python\Python36\python.exe C:/Users\amitb\AppData\Local\Programs\Python\Python36\python.exe C:/Users\amitb\AppData\Local\Programs\Python\Python36\python.exe C:/Users\amitb\AppData\Local\Programs\Python36\python.exe C:/Users\amitb\AppData\Local\Programs\Python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36\python36
VSDM 3> run
  # value = 38c0c4
  # value = 1c81e3
  # acc =
                                                                       x,cat out = x
  # acc =
                                                              -4048, cat out = 0
  # acc =
                                                              9127, cat out = 1
  # acc =
                                                             12207, cat out = 1
                                                              4130, cat out = 1
   # acc =
                                                             13085, cat out = 1
   # acc =
                                                            4412, cat out = 1
   # acc =
                                                               3486, cat out = 1
   # acc =
                                                           -15694, cat out = 0
   # acc =
                                                              5967, cat out = 1
   # acc =
                                                              7126, cat out = 1
   # acc =
                                                              3017, cat out = 1
  # acc =
                                                             -6603, cat out = 0
  # acc =
                                                            4136, cat out = 1
  # acc =
                                                              3792,cat out = 1
  # acc =
                                                                                                                                                                                                       -19446
                                                            13159,cat out = 1
  # acc =
                                                           -20274, cat out = 0
  # acc =
  # acc =
                                                            13930, cat out = 1
  # acc =
                                                           -19446, cat out = 0
  # acc =
                                                             6504, cat out = 1
  # acc =
                                                            -7169, cat out = 0
  # acc =
                                                           -14244, cat out = 0
  # acc =
                                                              7399,cat out = 1
  # acc =
                                                             -8543, cat out = 0
  # acc =
                                                           -23025, cat out = 0
  # acc =
                                                            8518, cat out = 1
  # acc =
                                                            -1111, cat out = 0
  # acc =
                                                            -5527, cat out = 0
                                                             5640, cat out = 1
  # acc =
                                                           -22590, cat out = 0
  # acc =
                                                           -10466, cat out = 0
  # acc =
                                                           29638, cat out = 1
  # acc =
                                                         -11651, cat out = 0
  # acc =
                                                           6613, cat out = 1
  # acc =
                                                              120, cat out = 1
  # acc =
                                                              -182, cat out = 0
  # acc =
                                                              7594, cat out = 1
  # acc =
                                                           -17325, cat out = 0
  # acc =
                                                                                                                                                                                                        -7494
                                                           -14217, cat out = 0
  # acc =
                                                              4987, cat out = 1
  # acc =
                                                             -7494, cat out = 0
  # acc =
                                                                                                                                                                                                       Process finished with exit code 0
  VSIM 4>
```

Figure 8- golden model vs verification result

The first test in the verification is a random image. This explain the first result that doesn't match anything in golden model. It is possible to see that the rest of the results match our golden model and outputs the correct value in CATRECOUT.

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	18 of 20

Code of our golden model:

Figure 9- code for golden model

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	19 of 20

## 5. APPENDIX

## **5.1 Terminology**

LSB - Least Significant Bit

**TBR** - To Be Reviewed

**TBD** - To Be Defined

#### **5.2 References**

Classification:	Template Title:	Owner	Creation Date	Page
Logic Design Course	General Test Plan	Amir Kolaman	22, Dec, 2014	20 of 20