



X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

<div><div><div></div><div>AVNET</div><div>electronics marketing</div></div><div>Avnet Engineering Services</div></div>		
Title: Sheet 2 - Block Diagram		
Size: B	Document Number: S6-LX9-SCH-C	Rev: C
Date: 8/2/2012	Sheet 2	of 10


U_04 - FPGA Bank 0
04 - FPGA Bank 0.SchDoc




U_10 - FPGA 10_100 Ethernet PHY
10 - FPGA 10_100 Ethernet PHY.SchDoc




U_05 - FPGA Bank 1
05 - FPGA Bank 1.SchDoc



U_06 - FPGA Bank 2
06 - FPGA Bank 2.SchDoc




U_09 - LPDDR Memory
09 - LPDDR Memory.SchDoc



U_07 - FPGA Bank 3
07 - FPGA Bank 3.SchDoc



U_08 - Power / USB JTAG
08 - Power_USB_JTAG.SchDoc



MTG2



MOUNTING HOLE 125mil

MTG3



MOUNTING HOLE 125mil

MTG1



MOUNTING HOLE 125mil

X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.



Avnet Engineering Services

Title: Sheet 3 - Architecture

Size:



Document Number: S6-LX9-SCH-C

Rev:

C

Date: 8/2/2012

Sheet 3 of 10



X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.



U4B

BANK 1


IO_L01p_1_A25	F15	FPGA PMOD1 P1
IO_L01n_1_A24_VREF	F16	FPGA PMOD1 P2
IO_L29p_1_A23_M1A13	C17	FPGA PMOD1 P3
IO_L29n_1_A22_M1A14	C18	FPGA PMOD1 P4
IO_L30p_1_A21_M1RESET	F14	FPGA PMOD1 P7
IO_L30n_1_A20_M1A11	G14	FPGA PMOD1 P8
IO_L31p_1_A19_M1CKE	D17	FPGA PMOD1 P9
IO_L31n_1_A18_M1A12	D18	FPGA PMOD1 P10
IO_L32p_1_A17_M1A8	H12	FPGA PMOD2 P1
IO_L32n_1_A16_M1A9	G13	FPGA PMOD2 P2
IO_L33p_1_A15_M1A10	E16	FPGA PMOD2 P3
IO_L33n_1_A14_M1A4	E18	FPGA PMOD2 P4
IO_L34p_1_A13_M1WE	K12	FPGA PMOD2 P7
IO_L34n_1_A12_M1BA2	K13	FPGA PMOD2 P8
IO_L35p_1_A11_M1A7	F17	FPGA PMOD2 P9
IO_L35n_1_A10_M1A2	F18	FPGA PMOD2 P10
IO_L36p_1_A9_M1BA0	H13	
IO_L36n_1_A8_M1BA1	H14	
IO_L37p_1_A7_M1A0	H15	
IO_L37n_1_A6_M1A1	H16	
IO_L38p_1_A5_M1CLKp	G16	
IO_L38n_1_A4_M1CLKn	G18	
IO_L39p_1_M1A3	J13	
IO_L39n_1_M1ODT	K14	
IO_L40p_1_GCLK11_M1A5	L12	
IO_L40n_1_GCLK10_M1A6	L13	
IO_L41p_1_GCLK9_IRDY1_M1RASn	K15	CLOCK Y2
IO_L41n_1_GCLK8_M1CASn	K16	CLOCK Y2
IO_L42p_1_GCLK7_M1UDM	L15	FPGA ETH RX CLK
IO_L42n_1_GCLK6_TRDY1_M1LDM	L16	FPGA ETH TX CLK
IO_L43p_1_GCLK5_M1DQ4	H17	FPGA ETH TX CLK
IO_L43n_1_GCLK4_M1DQ5	H18	FPGA ETH TX CLK
IO_L44p_1_A3_M1DQ6	J16	FPGA ETH TX D3
IO_L44n_1_A2_M1DQ7	J18	FPGA ETH TX D2
IO_L45p_1_A1_M1LDQSp	K17	FPGA ETH TX D1
IO_L45n_1_A0_M1LDQSn	K18	FPGA ETH TX D0
IO_L46p_1_FCS_B_M1DQ2	L17	FPGA ETH TX EN
IO_L46n_1_FOE_B_M1DQ3	L18	FPGA ETH MDIO
IO_L47p_1_FWE_B_M1DQ0	M16	FPGA ETH MDC
IO_L47n_1_LDC_M1DQ1	M18	FPGA ETH COL
IO_L48p_1_HDC_M1DQ8	N17	FPGA ETH CRS
IO_L48n_1_M1DQ9	N18	FPGA ETH RX ER
IO_L49p_1_M1DQ10	P17	FPGA ETH RX DV
IO_L49n_1_M1DQ11	P18	FPGA ETH RX D3
IO_L50p_1_M1UDQSp	N15	FPGA ETH RX D2
IO_L50n_1_M1UDQSn	N16	FPGA ETH RX D1
IO_L51p_1_M1DQ12	T17	FPGA ETH RX D0
IO_L51n_1_M1DQ13	T18	FPGA ETH RESET#
IO_L52p_1_M1DQ14	U17	FPGA ETH RESET#
IO_L52n_1_M1DQ15	U18	
IO_L53p_1	M14	
IO_L53n_1_VREF	N14	
IO_L61p_1	L14	
IO_L61n_1	M13	
IO_L74p_1_AWAKE	P15	
IO_L74n_1_DOUT_BUSY	P16	

XC6SLX9-2CSG324C





PMOD Headers must be placed in line with 400mil spacing pin 6 center to following pin 1 center.




X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.



X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.



X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.



*X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

A

B

C


D

A

B

C

D



X's are a "No ERC" directive to the Design Rule Checker to ignore rule violations.

