


# Resume

Name		Awais Hussain	Advisor	Tsung-Han Tsai	
Address		E1-410, Electrical Engineering Building, National Central University, Zhongli.			
E-Mail		<a href="mailto:awais.hussain6@gmail.com">awais.hussain6@gmail.com</a>	Mobile No.	+886-984389184	
Education	Academics	Institute	Department		Grades
	PhD	National Central University, Taoyuan	Electrical Engineering (2019-2~Present)		87.6%
	Master	National Central University, Taoyuan	Electrical Engineering (2016-9~2018-6)		90.75%; Position: 7/117 (Top 5%)
	Bachelor	University of Bradford, UK	Electrical Engineering (2011-9~2015-9)		72% (First class honors)
	Senior High School	F.B.I.S.E, Pakistan	Pre-Engineering (2009-5~2011-5)		79%
Skill Set		Development of designing and verification flow for VLSI design			
		Frontend (Verilog) and Backend (Physical Design layout) experience			
		Familiarity with Deep Learning Based Computer Vision			
		Familiarity with industry-standard circuit design and verification tools, flows and methodologies			
		Superior written and oral English communication skills			
Technical Skills	Programmi ng	C, C++, Verilog, Python			
	CAD tool	Matlab, Xilinx ISE, Xilinx Vivado, Visual Studio; Synopsys Design Compiler, Synopsys IC Compiler			
	Deep Learning Libraries	Keras, PyTorch, Fastai			
Projects		<b>1. Learning on Chip (PhD Work)</b> For PhD research, I have been working on the implementation of incremental learning on chip. This research will help to perform learning on the edge where low power devices can be utilized to perform training on the edge. In the first stage of training Deep Neural Networks (DNNs) on the edge devices, an optimized memory access has been designed that is able to reduce memory access resulting in saving of power consumption on the edge devices.			

	<p><b>2. Learning with Sharing: An Edge Optimized Incremental Learning Algorithm (PhD Work)</b></p> <p>A new incremental learning algorithm was developed to bring the incremental learning on the edge devices. The algorithm was designed in Fastai. The proposed algorithm is able to achieve the same accuracy performance as state-of-the-art incremental learning algorithms. This work was performed in collaboration with Industrial Technology Research Institute (ITRI), Taiwan.</p> <p><b>3. Implementation of FBCOT encoding in FPGA</b></p> <p>Fast Block Coding with Optimized Truncation (FBCOT) is new proposed engine for data compression in JPEG2000. The digital hardware design of the encoder module was completed. The main aims of the design were achieving high throughput with minimum resources usage. For this project, collaboration work was performed with Professor David Taubman from University of New South Wales, Australia and a team from University of Stuttgart, Germany.</p> <p><b>4. Designing of ECG compression chip (Master Thesis)</b></p> <p>Complete digital design and layout of ECG compression design was performed using TSMC90nm and TSMC0.18um technology. Synthesis of implemented design was done using Design Compiler. Floor planning, placement, clock tree synthesis and routing was completed in IC Compiler. DRC and LVS were performed in Calibre.</p> <p><b>5. Automatic Iris segmentation and recognition</b></p> <p>Automatic iris segmentation and recognition was performed using total variation model. This project is implemented using Matlab. Main purpose of this project was to increase the speed of segmentation while maintaining highest accuracy.</p> <p><b>6. Implementation of Blow Fish encryption algorithm in FPGA (Bachelor Project)</b></p> <p>Blow Fish Encryption algorithm was implemented in FPGA using Verilog. It largely reduced time required to perform heavy calculations as compared to CPU.</p>
Experience	<p><b>1. Research Assistant</b> 2016-04 ~ 2016-07</p> <p>Worked as research assistant for the project of “Integration of design thinking and TRIZ for prospective engineers”. The basic responsibilities included data collection, analysis and conducting sessions with research participants.</p> <p><b>2. Research Assistant cum Teaching Assistant</b> 2016-01 ~ 2016-03</p> <p>The basic responsibilities included managing class and conducting activities in “Developing Professional Skills”. The research responsibilities included the research on the change of behavior of students through the course by analyzing the data through qualitative research.</p>

Internship	<p><b>1. Innovative design thinking</b> 2015-06~ 2015-08</p> <p>This internship included courses on innovative design thinking process and TRIZ (a tool for problem solving). The project of this internship was redesigning of final year project lab.</p>
Honors & Awards	<ol style="list-style-type: none"> <li>1. Awarded full scholarship by National Central University, Taiwan, for Master and PhD</li> <li>2. Awarded 90% scholarship by Namal College, Pakistan</li> <li>3. Qualified for Quarterfinals in Robosprint Competition 2013</li> <li>4. Serving as the general secretary of Students Welfare Association Mianwali (SWAMI)</li> <li>5. Selected as member of Namal Society for Social Impact</li> </ol>
Publications	<ol style="list-style-type: none"> <li>1. T. Tsai and <b>M. A. Hussain</b>, "Memory Access Optimization for On-Chip Transfer Learning," in <i>IEEE Transactions on Circuits and Systems I: Regular Papers</i>, 2021.</li> <li>2. T. Tsai and <b>M. A. Hussain</b>, "VLSI Implementation of Lossless ECG Compression Algorithm for Low Power Devices," in <i>IEEE Transactions on Circuits and Systems II: Express Briefs</i>, 2020.</li> <li>3. T. Tsai, C. Huang, C. Chang and <b>M. A. Hussain</b>, "Design of Wireless Vision Sensor Network for Smart Home," in <i>IEEE Access</i>, vol. 8, pp. 60455-60467, 2020.</li> <li>4. "VLSI Implementation of ECG Compression Algorithm using Golomb Rice Coding", Tsung-Han Tsai, <b>M. Awais Hussain</b>, Ping-Zen Hao, IEEE ICEE-Taiwan, Taichung, Taiwan, 2018. (<b>Best Paper Award</b>)</li> <li>5. "FPGA Based Implementation Scenarios of TEA Block Cipher", <b>M. Awais Hussain</b>, Rabiah Badar, IEEE FIT, Islamabad, Pakistan, 2015.</li> <li>6. "A Bi-directional Prototype Mobile Robot to Experiment Light Scale Object-Transportation Schemes", M. Bilal Khan, <b>M. Awais Hussain</b>, Khurram Ch., Umar T., Sajid Nawaz, R. Jawad Ali, IEEE ICET, Islamabad, Pakistan, 2014.</li> </ol>
Volunteer Work	<p><b>1. Flood relief activities in 2015</b></p> <p>Volunteered for flood relief activities in different areas of Mianwali with Imran Khan Foundation. It included survey of affected area, distribution of aid and data entry of different people.</p>
Extra-curricular activities	Gymnasium, Badminton, e-gaming
References	<ol style="list-style-type: none"> <li>1. <b><u>Tsung-Han Tsai</u></b> Professor, Dept. of Electrical Engineering, National Central University, Taiwan. Email: han@ee.ncu.edu.tw Contact number: +886-03-422-7151 ext: 34472</li> <li>2. <b><u>Yung-Hui Li</u></b> Assistant Professor, Dept. of Computer Science and Information</li> </ol>

	Engineering, National Central University, Taiwan. Email: <a href="mailto:yunghui@csie.ncu.edu.tw">yunghui@csie.ncu.edu.tw</a> Contact number: +886-03-422-7151 ext: 35204
--	---