# Final Report

## Irshad, Awais

Depart Of Electrical, Computer and Biomedical Engineering
Toronto Metropolitan University
Toronto, Canada
awais.irshad@torontomu.ca

Abstract—This document is a final report on the final project for the course COE718, offered by Dr. Gul N. Khan and labs facilitated by Yoga Suhas Kuruba Manjunath. It provides an in depth explanation of the media center implemented for the final project. It contains all code, designs, techniques, project settings and some analysis for where the project falls short of requirements.

Index Terms—To be filled after report is complete

## I. INTRODUCTION

The media center project implemented for the course COE718 - Embedded Systems Design is one that entails the design and implementation of a simple GUI based media center that displays to the MCB1700 board's liquid crystal display, requiring students to allow for users to control and interact with the system through the MCB1700's joystick.

A high level overview of requirements for the media center and how I planned to meet each of these requirements is given in my interim report [1]. The following sections give a more in depth explanation of those requirements and how I met them. It also mentions how I differed from my planned methods for certain requirements.

The initial approach to updating the LCD based on which app the user selects was to have a global page variable, which allowed for a page-based system that continually updated the LCD based on this variable. While designing and developing such a system, a big factor that steered me away from this method was the strong coupling of code that could easily be refactored if I used threads instead. I did not mention the goal with threads during the interim report as I had to experiment with them a bit more to gauge how well they fit the use case. This resulted in me opting for a thread-based approach instead of checking this variable constantly. Further details to this approach are mentioned in the system design section.

For the photo gallery, all requirements were met. I displayed 3 different pictures converted to C source files, which I have included in the appendix.

For the MP3 player, most of the requirements were met. The audio was outputted onto the board's speakers and allowed for volume adjustment using the potentiometer. However, I could not implement a way for users to leave the MP3 player and get back to the main menu. After discussing with the TA, I theorized how I would go about implementing the above feature if I were to do this project again.

For the game, I used an implementation of snake from a past student's project [2] and made minor changes to integrate

it with my media center. The changes are minor and allow for my thread based control to work.

Overall, most requirements were met and for those I did not meet, I have reflected and analyzed how I would go about meeting them were I to do this project again.

#### II. SYSTEM DESIGN

## A. Project Setup

To begin, I created a new Keil uVision project with the NXP LPC1768 chip.

I then opened the 'Options for Target' menu, where I adjusted my target settings. Under the 'Target' section, in the 'Code Generation' pane, I set the ARM compiler to the option 'Use default compiler version 5.' I then made sure that the IRAM2 area of the memory under the 'Read/Write Memory Area' pane was unchecked. In the 'C/C++' tab, I selected the 'C99 Mode' option. In the 'Debug' tab, I selected the option to use the 'ULINK2/ME Cortex Debugger' and under the settings for this debugger, under its 'Flash Download' tab, I ensured that the 'Reset and Run' option was selected.

After creating this project, I navigated to the *Manage Run-Time Environment* menu where I checked the following options:

- Board Support
  - A/D Converter (API)
  - Joystick (API)
- CMSIS
  - CORE
  - RTOS (API)
    - Keil RTX
- Compiler
  - I/O
    - STDOUT
- Device
  - GPIO
  - PIN
  - Startup

Following that, I went to my project, navigated to the CM-SIS section and opened the RTX\_Conf\_CM.c file, navigated to its configuration wizard and set the following settings:

- 1) Thread Configuration
  - Number of concurrent running user threads 6
  - Default Thread stack size [bytes] 2048
  - Main Thread stack size [bytes] 2048

- Number of threads with user-provided stack size -
- Total stack size [bytes] for threads with user-provided stack size 0
- Stack overflow checking checked/enabled
- Stack usage watermark unchecked/disabled
- Processor mode for thread execution Unprivileged mode
- 2) RTX Kernel Timer Tick Configuration
  - Use Cortex-M SysTick timer as RTX Kernel Timer
     checked/enabled
  - RTOS Kernel Timer input clock frequency [Hz] -10000000
  - RTX Timer tick interval value [us] 10000
- 3) System Configuration
  - Round-Robin Thread switching unchecked/disabled
  - User Timers checked/enabled
    - Timer Thread Priority High
    - Timer Thread stack size [bytes] 200
    - Timer Callback Queue size 4
  - ISR FIFO Queue size 16 entries

Following the above settings, I added the following files from the previous labs to my source folder, which are all present in the Appendix section of this report. All files modified by me are marked as such. The following is a list of files and which lab they are from:

- 1) Lab 1
  - IRO.c
  - Font\_6x8\_h.h
  - Font\_16x24\_h.h
  - GLCD\_SPI\_LPC1700.c
  - GLCD.h
  - KBD.c
  - KBD.h
  - LED.c
  - LED.h
- 2) Lab 3
  - Thread.c (from part 1) modified
  - main.c modified
- 3) Lab 4
  - osObjects.h (from part 1)
- 4) USBAudio Example
  - adcuser.c
  - adcuser.h
  - audio.h
  - type.h
  - · usb.h
  - usbaudio.h
  - usbcfg.h
  - · usbcore.c
  - usbcore.h
  - usbdesc.c

- · usbdesc.h
- usbdmain.c modified

The remaining project files I have written on my own or are from sources not within the course material. A brief description of each file is given as follows, where external sources are cited:

- 1) Created
  - mainMenu.c
  - mainMenu.h
  - gallery.c
  - gallery.h
  - game.h
  - IMG 6156.c
  - IMG\_6157.c
  - IMG\_6158.c
  - · usbdmain.h
- 2) External source
  - game.c [2] modified

As for files that are generated by Keil, I have modified a single file replaced a single one, as follows:

- system\_LPC17xx.c (Startup) replaced
- LPC17xx.h modified

The system\_LPC17xx.c (startup) file given by Keil upon generating the project, Keil gives us the version of this file from 2016, with the following file description in the code:

This file's APIs for setting the system core clock and accessing the variable containing the core clock frequency differ from ones used in our USB audio example. Therefore, replacing this file with the system\_LPC17xx.c (startup) file from the USBAudio example project, included in the appendix and with the following file description in the code, allows us to solve this difference in API names and implementations. The description is as follows:

```
* processor based microcontrollers. This
   file can be freely distributed
 within development tools that are
   supporting such ARM based processors.
* @par
 THIS SOFTWARE IS PROVIDED "AS IS". NO
   WARRANTIES, WHETHER EXPRESS, IMPLIED
 OR STATUTORY, INCLUDING, BUT NOT LIMITED
   TO, IMPLIED WARRANTIES OF
 MERCHANTABILITY AND FITNESS FOR A
   PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
 ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE
   LIABLE FOR SPECIAL, INCIDENTAL, OR
 CONSEQUENTIAL DAMAGES, FOR ANY REASON
   WHATSOEVER.
****************
```

When programming using the NXP LPC1768 chip, most files will use the header file LPC17xx.h, a file that gives information on registers of the LPC1768 chip, and access to these registers through nicely formatted C data structures, allowing for operations to be performed on these registers quickly and conveniently. One such data structure is the LPC\_ADC\_TypeDef, which is a general data structure to access registers of the analog to digital converter. Originally during project setup, that data structure gives access to a few control registers, as follows:

```
/*---- Analog-to-Digital Converter
   (ADC) ----*/
/** @brief Analog-to-Digital Converter (ADC)
   register structure definition */
typedef struct
  ___IO uint32_t ADCR;
 ___IO uint32_t ADGDR;
 ___IO uint32_t ADINTEN;
 __I uint32_t ADDR0;
 ___I uint32_t ADDR1;
 ___I uint32_t ADDR2;
 __I uint32_t ADDR3;
 ___I uint32_t ADDR4;
 ___I uint32_t ADDR5;
 ___I uint32_t ADDR6;
 __I uint32_t ADDR7;
   _I uint32_t ADSTAT;
} LPC_ADC_TypeDef;
```

When setting the ADCR register, the audio feature on the project from the provided example file did not work in a plug and play manner when integrating with the rest of my project. As a result, I navigated into this same header file on the example project, noticing the difference between this data structure between both header files. The media center project's provided header file lacked a few extra registers that the example project had. Adding the following missing registers resulted in the files being easily integratable with the media center:

```
(ADC) -----
/** @brief Analog-to-Digital Converter (ADC)
   register structure definition */
typedef struct
 ___IO uint32_t CR;
                                 /*!< Offset:
    0x000 (R/W) A/D Control Register */
 ___IO uint32_t GDR;
                                /*!< Offset:
    0x004 (R/W) A/D Global Data Register */
    uint32_t RESERVED0;
  IO uint32 t INTEN;
                                 /*!< Offset:
     0x00C (R/W) A/D Interrupt Enable
     Register */
 __I uint32_t DR[8];
                                 /*!< Offset:
     0x010 (R/) A/D Channel # Data Register
                                 /*!< Offset:</pre>
 __I uint32_t STAT;
     0x030 (R/ ) A/D Status Register */
  _IO uint32_t ADTRM;
                               /*!< Offset:
    0x034 (R/W) ADC trim Register */
  ___IO uint32_t ADCR;
 ___IO uint32_t ADGDR;
 ___IO uint32_t ADINTEN;
 __I uint32_t ADDR0;
 __I uint32_t ADDR1;
 ___I uint32_t ADDR2;
 __I uint32_t ADDR3;
 __I uint32_t ADDR4;
 __I uint32_t ADDR5;
 __I uint32_t ADDR6;
 __I uint32_t ADDR7;
   _I uint32_t ADSTAT;
} LPC_ADC_TypeDef;
```

To be specific, the usb audio files worked directly with the CR register in many instances, and some of the other missing registers on a few occasions. To first avoid as many changes to system files as possible, I tried modifying the the usb audio code to use the ADCR register instead, which failed to work, after which I resorted to only modifying this data structure as to minimally affect other pieces of code using the header file.

## B. Page Based Display and Limitations

Page based display, in the context of this project, refers to the project running in a single thread, where the current output to the LCD is dependent on a single variable, named page. When implementing the logic to manage the output, the first thing one would need to test for would be the value of this variable. From there, we could execute actions based on what its value is. The limitations with this project are that logic responsible for running and displaying different apps are present all under the same scope, increasing complexity and decreasing the readability of the project. Code such as checking for joystick inputs depending on the value of the page number and accounting for edge cases would be all present under the same method. If I decided to externalize those checks to functions or files of their own, it would bloat the project, decreasing efficiency and increasing complexity for readers (including myself). If one needed to follow a flow of control, they'd have to span multiple different places in the same file

or over multiple files. Figure 1 visualizes this approach at a high level.




Fig. 1. The global variable, 'Page', determines the application displayed to the  $\ensuremath{\mathsf{LCD}}$ 

#### C. Thread Based Display

A thread based display would operate similar to the page based display, but instead of a variable controlling the LCD output and handling joystick inputs from the same thread, each app would have their own thread and handle the joystick and LCD from either within the app's respective file or from within the file that manages each thread. This approach allowed for better modularization of code within my project as well as much better readability.

The basics of thread based display operate similar to the page based display showed in figure 1, except the values of the page variable would correspond to the value of the flag to signal each thread with, apart from the main menu, for which we signaled it with the value 4.

The method to implement a thread based approach would be to initialize all four threads. Of these four threads, the three apps would with be initialized with normal priority and the main menu with high priority. Upon running the project, the first thread to execute would be the main menu, from which users could navigate to apps using the joystick. Upon selecting another app, the priority of that app would also be elevated to high, similar to the priority inheritance protocol that prevents priority inversion, without the mutex [3]. The main menu's thread would then be told to wait indefinitely for a signal. This allows for us to stop execution of the main menu, then once we are ready to leave our app (upon a certain user input), we would signal the main thread and wait indefinitely for the corresponding app's flag, which would then allow us to return to the main menu's thread and subsequently lower the priority of that app's thread.

By separating the code for each app into its own thread, the code's structure turned out to be much cleaner and modifiable in the event of adding more features.

#### III. IMPLEMENTATION DETAILS

# A. Main File

Starting with the main.c file located in Appendix A, it acts as an entry point into the media center program. The main thing this file does is include the appropriate header files to allow for RTX, initialize all peripherals aside from audio, and initializes all threads. Following this, it starts the operating system's thread management system and waits indefinitely, allowing for the Thread.c file to take over execution.

## B. Thread Management

Appendix B contains the Thread.c file, which contains the core logic used to switch between threads as well as calls to each app's respective methods. The core idea behind the structure of this file is that the main menu, from which users can navigate to other applications, will have the highest priority among all threads so that it is always the default thread to which our program falls back to. In scenarios where it is not the highest priority thread, it's priority will be the second highest priority and at most, one other thread will higher priority. Firstly, this file defines all threads, defines the method that the main.c file calls to initialize all these threads and defines the function for each thread's execution. Note that all threads are defined with osPriorityNormal except for the Main-MenuThread, which has a priority of osPriorityAboveNormal. This allows it to always be above at least 2 other threads, so that when the highest priority thread finishes executing, it always gets the CPU next. This allows us to implement the default fallback behavior to the main menu.

Going through the definition of the MainMenuThread function, we can see that we start off by calling a function to display the main menu, for which we can find the implementation in Appendix C. Since upon initialization of each thread, the main menu has the highest priority, by default our app will start there.

Once a user is in the main menu, the MainMenuThread constantly reads user joystick inputs using the get\_button API. The user is able to scroll up and down as well as select an app. A few local variables to keep track of the current input read by the joystick API and the previous input as well as whether the user has selected an app help us to only conditionally call methods in the MainMenu.c file. The MainMenu.c file provides APIs for updating the LCD based on a user's input during MainMenuThread execution. Inside the MainMenu thread is conditional logic that checks the above mentioned local variables and based on their states, it knows whether we should update the display or not. This allows for us to only update 2 lines at a time, a more efficient approach than for example, reloading the LCD consistently when the user is hovering on the same app for a while.

Furthermore, once the appropriate conditions are met and an app is selected, this thread also contains the logic to elevate the appropriate app's thread to osPriorityHigh, signal it, wait indefinitely for a signal to it's flag, and then demote the thread's priority back to osPriorityNormal once it has returned. Priority elevation allows for that thread to execute by default once the MainMenuThread stops executing, and for the board's resources such as the LCD and potentiometer to easily be handled by the appropriate thread. Waiting for its own flag signal makes it possible implement the functionality for users to return back to the main menu upon certain inputs, handled by their own thread. In addition, this thread based display handling has allowed for me to separate user input handling to each thread, making it more readable in each thread's context, whereas page based display would have had most input handling all within one while loop with multiple different conditionals following for each input.

## C. Gallery

Upon selecting the gallery, it's thread's priority is raised, the MainMenuThread's execution is delayed indefinitely until it receives the flag signal 0x04, and then the GalleryThread thread is executed. Upon first arriving to the gallery thread, it defines and initializes some local variables and then initializes the gallery for the first time. Most variables are to keep track of which picture is to be displayed, whether the image needs to be cleared, etc. One local variable, called exitApp, is a (software) flag that we keep track of throughout the execution of the thread in order to know whether we need to exit the app. The while loop executes infinitely and each time test whether the flag is set. If it is not, it executes the gallery program like normal. Once the flag is set, the gallery thread clears it, then signals back to the MainMenuThread that it may resume execution. However, it's priority is still higher than the main menu's thread, so it must wait indefinitely until it is called again to allow for the main menu's thread to take over the CPU. This (software) flag is present in all apps, and is the mechanism by which we return to the main menu.

Furthermore, we must also account for the ability of a user to open this app again, which once it does from the main menu, the execution of this thread will start from the point in the code where the app's respective thread is told to wait indefinitely. Therefore, we must reinitialize the app every time we return to this point, which is the last line within the conditional block of code that handles when the exitApp flag is set. This feature is simple enough to implement across all apps and a convenient way of structuring the code so that each app's thread's method is similar in structure, enhancing readability and modifiability.

The remaining code in this thread handles the user inputs so that a user may use the up and down directions of the joystick to scroll between the pictures in the gallery and using the left direction to exit (set exitApp flag to 1). The pictures are C source files, converted from JPEG format to a C source file in RGB565 (16-bit) format, with macros to define the dimensions of the photos. The actualy RGB content of the photo is stores in an array of characters that can be displayed onto the LCD by using its bitmap function with the name of the photo array. By hard coding the names of the pictures before they were converted to C source format, we are able to output the current picture's name as well, only updating the bottom line of the LCD.

# D. MP3 Player

Similarly, the code for the MP3 player has the same exitApp flag. While the logic does not work in this instance because it does not trigger any interrupt, I will further discuss how I would go about getting it to work were I to redo this project in the future.

The MP3 player's implementation is exactly as given in the example project. The supporting files for interfacing with USB are included in Appendices G through T. To begin, the file usbhw.c provides hardware level configuration APIs such as initializing the USB audio. It also provides support for Direct Memory Access (DMA), interrupt handling and (USB) command handling. While we only use the initialization method directly from our usbdmain.c file, which is what allows us to stream audio to the board, other supporting files utilize the hardware level APIs this file provides. This file also has an associated header, allowed others to include it. The usbcfg.h header file provides macros for the endpoints, DMA, different kinds of events and their handlers and general configuration setting such as the maximum number of interfaces supported, etc. The hardware abstraction layer code uses these macros to execute its operations. In a way, it is similar to the core configuration file 'core\_cm3.h' file we have used for Cortex-M3 specific configuration throughout our labs.

The usbuser.c file (also has an associated header file, useruser.h) manages USB events and the functions that are supposed to execute upon encountering those events, similar to how our callback functions work in multi-threaded systems. It also defines the mechanism by which we are able to 'stream' data (in this case, audio data) to the board.

The usbdesc.c file (also has an associated header file, usbdesc.h) brings all these files together, defining different interfaces for different types of data to be sent through USB. The relevance of this file in the context of this project is that it defines the interface we use for audio streaming as well

as basic functions one would reasonably assume to be present for something streaming audio such as volume adjustment, the events and handlers associated with such a feature and how they interact, etc.

The usbcore.c file (also has an associated header file, usbcore.h) is a file that handles requests for different types of USB connections, called 'classes'. The class relevant to my project is the audio class. It handles all requests in the same general flow, taking in a request, checking what the request is related to, then handles the request and processes the data, then sends the results back to the host device. It is a piece of code that allows the USB to act as different types of hardware, such as audio, keyboard, storage, etc.

Supporting header files like usb.h define standard macros for USBs to allow for easy plug and play integration between the above mentioned files. The type.h file defines standard types one would expect when programming firmware, but is implemented specifically for the NXP LPC1768 chip. audio.h defines macros to do with USB audio class and usbaudio.h defines standard macros for USB audio to do specifically with the NXP LPC1768 chip. The adcuser.c file and its associated header work with the volume APIs provided by other files in order to handle lowering and increasing the volume.

The file that brings together all of the above files is usbdmain.c. It is the file orchestrating volume control by using the potentiometer's APIs to read its level and control the volume using the volume APIs mentioned above. In adding it to my project, I renamed the main method of this file to 'usbAudio', also creating an associated header file, usbdmain.h, allowing it to be called from the MP3 player's thread. In addition to this refactoring, I implented a method to display a picture on the LCD after initializing.

This file also has several more important responsibilities to manage usb audio, such as adjusting volume based on the potentiometer reading read by the 'Analog to Digital (A/D)' converter and defining an interrupt handler for audio interrupts. This interrupt handler allows for continuous audio streaming by constantly updating the audio data coming in.

The current way the code is written accounts for user inputs during the execution time of the 'usbAudio' function, which is too short for a user to be able to exit from the MP3 player successfully. If I were to redo this code, I would test for KBD interrupts within the audio interrupt handler so that while audio interrupts are constantly sent by the system, our code is also constantly checking for user inputs while handling the audio streaming, which uses audio interrupts. In the file usbdmain.c (Appendix V), the section of the interrupt handler where the keyboard input testing would be done is marked by comments.

## E. Game

For the game, a simple C implementation of the popular game snake was found online by me from a past student's project [2]. However, the flow of control of the game did not allow for users to exit the game upon my desired input. As a result, some modifications I made were to add another conditional statement when the user was actively playing the

game, that if they pressed the select input of the joystick, it would end the current game. From the ended game screen or the initial menu of the game, if the user pushed the left input of the joystick, it would exit the game back to the main menu. This allowed for easy integration with the rest of my project. The modified code is present in Appendix W.

#### IV. CONCLUSION

In summary, the media center I implemented used threads to manage each application as well as the main menu, used most files from the example project for audio as well as external sources for the game, with slight modifications to some of the files. It also modified some files provided to us by Keil's run time environment manager, in order to accommodate older code for the USB audio. An emphasis was placed on the readability and modifiability of the project and its structure in order to make continuous integration and development easier.

#### REFERENCES

- [1] A. Irshad, "Interim Report," 2024, pp 1-3
- [2] M. F, "snake.c," github.com, https://github.com/mfoee/MCB1700/blob/master/snake.c
- [3] G. N. Khan, "RT Scheduling", p. 47 Toronto Metropolitan University, 2024, https://www.ecb.torontomu.ca/%7Ecourses/coe718/lectures/RT-Scheduling.pdf

## APPENDIX

#### A. main.c

```
* Name: main.c
* Purpose: Thread initialization upon system
* Name: Awais Irshad
#include <stdio.h>
#include "main.h"
#include "LPC17xx.h"
#include "GLCD.h"
#include "LED.h"
#include "Board ADC.h"
#include "KBD.h"
#include "mainMenu.h"
#define osObjectsPublic
                                // define
   objects in main module
#include "osObjects.h"
                                // RTOS
   object definitions
/* Import external variables from IRQ.c file
                */
extern uint8_t clock_ms;
//void displayMainMenu(void);
extern int Init_Thread (void);
/*-----
Main Program
```

```
int main (void) {
// initialize peripherals
                                  /* LED
 LED_Init();
    Initialization
 ADC_Initialize();
                                      /* ADC
    Initialization
  KBD_Init();
#ifdef __USE_LCD
 GLCD_Init();
    Initialize graphical LCD (if enabled
#endif
  osKernelInitialize();
  // initialize our threads, the media center
      will run from here
  Init_Thread();
  osKernelStart();
  osDelay(osWaitForever);
```

#### B. Thread.c

```
#include "cmsis_os.h"
                              // CMSIS RTOS
   header file
#include <stdio.h>
#include "KBD.h"
#include "mainMenu.h"
#include "gallery.h"
#include "game.h"
#include "usbdmain.h"
void MainMenuThread( void const *argument);
void GalleryThread( void const *argument);
void MP3PlayerThread( void const *argument);
void GameThread( void const *argument);
osThreadId mainMenuId;
osThreadDef (MainMenuThread,
   osPriorityAboveNormal, 1, 0);
osThreadId galleryThreadId;
osThreadDef(GalleryThread, osPriorityNormal,
   1, 0);
osThreadId mp3PlayerThreadId;
osThreadDef (MP3PlayerThread,
   osPriorityNormal, 1, 0);
osThreadId gameThreadId;
osThreadDef(GameThread, osPriorityNormal, 1,
// global variable for current picture in
   gallery
uint8_t currentPic;
int Init_Thread (void) {
  // create all our threads
 mainMenuId = osThreadCreate
     (osThread(MainMenuThread), NULL);
  galleryThreadId = osThreadCreate
      (osThread(GalleryThread), NULL);
```

```
mp3PlayerThreadId = osThreadCreate
      (osThread(MP3PlayerThread), NULL);
  gameThreadId = osThreadCreate
      (osThread(GameThread), NULL);
  // if any of the threads not created,
      return -1 (failure)
 if((!mainMenuId) || (!galleryThreadId) ||
     (!mp3PlayerThreadId) || (!gameThreadId))
     return(-1);
 return(0);
void delay(void);
void MainMenuThread( void const *argument) {
  displayMainMenu();
  uint32_t joyStick;
  //uint32_t joyStickPrev = OU;
  unsigned int currentSelection = 1;
  unsigned int previousSelection = 1;
  unsigned int appSelectedBoolean = 0;
  selectCursor(currentSelection);
  while (1) {
                                   /* Loop
      forever
    if (appSelectedBoolean==0) {
       joyStick = get_button();
       // these cases handle navigating the
          main menu
       if(joyStick == KBD_DOWN) {
         if (previousSelection!=3) {
           if (previousSelection!=currentSelection) {
             previousSelection =
                 currentSelection;
           currentSelection+=1:
           clearCursor(previousSelection);
           selectCursor(currentSelection);
         else{
           selectCursor(3);
       else if(joyStick == KBD_UP){
         if (previousSelection!=1) {
           if (previousSelection!=currentSelection) {
             previousSelection =
                 currentSelection;
           currentSelection-=1;
           clearCursor(previousSelection);
           selectCursor(currentSelection);
         else{
           selectCursor(1);
         }
       // this case handles selecting an app
      else if(joyStick == KBD_SELECT){
         appSelectedBoolean = 1;
      // switch to the given app based on
         currentSelection, raise that
```

```
mainMenu thread to normal
                                                           if we return
                                                        exitApp = 0; // set this (software)
       // and wait to receive a signal back
          from that thread. Once that app is
                                                           flag back to 0,
          exited, it will set its own
                                                        //if we return, we don't want the
                                                           infinite loop to go back to the
          priority back to normal,
       // set the mainMenu thread to high and
                                                           main menu right away, which is what
          signal to it.
                                                           will happen if it remains 1
                                                        osSignalSet(mainMenuId, 0x04);
      switch(currentSelection){
         // Gallery, switch to thread with
                                                        osSignalWait(0x01, osWaitForever);
           flag 0x01
                                                        initializeGallery();
           osThreadSetPriority(galleryThreadId,
                                                     else{
                                                       joyStick = get_button();
               osPriorityHigh);
                                                       // if the clearImg flag is set to 1,
           osSignalSet(galleryThreadId, 0x01);
           osSignalWait(0x04, osWaitForever);
                                                           it means in the previous iteration
           // once we've returned from the
                                                           of the while loop
               given app, set its priority
                                                        // the joystick was used to navigate
               back to normal
                                                           to either the next or previous
           osThreadSetPriority(galleryThreadId,
                                                           picture, therefore
                                                        // set the flag back to 0 and display
              osPriorityNormal);
                                                           the picture that's value
           break;
                                                           corresponds to currentPic
         // MP3 Player, switch to thread with
                                                        // which is adjusted by the joystick
            flag 0x02
                                                           input handling below
           osThreadSetPriority(mp3PlayerThreadId,
                                                        if (clearImg==1) {
              osPriorityHigh);
                                                          clearImq = 0;
           osSignalSet(mp3PlayerThreadId,
                                                          displayPicture(currentPic);
               0x02);
                                                        // exit the gallery
           osSignalWait(0x04, osWaitForever);
                                                        if(joyStick==KBD_LEFT) {
           // once we've returned from the
               given app, set its priority
                                                         exitApp = 1;
               back to normal
                                                        // JOYSTICK INPUT HANDLING AS
           osThreadSetPriority(mp3PlayerThreadId,
                                                           MENTIONED ABOVE
               osPriorityNormal);
                                                        // next picture
           break:
         // Game, switch to thread with flag
                                                        else if(joyStick == KBD_DOWN) {
            0x03
                                                          // the if block here is to handle
         case 3:
                                                             the value of currentPic staying
           osThreadSetPriority(gameThreadId,
                                                             between 1 and 3
               osPriorityHigh);
                                                          if(currentPic == 3){
           osSignalSet(gameThreadId, 0x03);
                                                           currentPic = 1;
           osSignalWait(0x04, osWaitForever);
           // once we've returned from the
                                                          else{
              given app, set its priority
                                                           currentPic += 1;
               back to normal
           osThreadSetPriority(gameThreadId,
                                                          clearImg = 1;
               osPriorityNormal);
                                                        // previous picture
           break;
      }
                                                        else if(joyStick == KBD_UP){
                                                          // the if block here is to handle
      appSelectedBoolean = 0;
                                                              the value of currentPic staying
                                                             between 1 and 3
      displayMainMenu();
    }
                                                          if(currentPic == 1){
  }
                                                            currentPic = 3;
}
                                                          else{
void GalleryThread( void const *argument) {
                                                           currentPic -= 1;
  uint8_t exitApp = 0;
  uint32_t joyStick;
                                                          clearImg = 1;
  uint8_t clearImg = 1;
                                                        // call this function so that the
  uint8_t selectedImg = 1;
  currentPic = 1;
                                                           while loop detecting joystick
                                                           inputs doesn't quickly
  initializeGallery();
  while(1){
                                                        // scroll through the pictures
    if (exitApp==1) {
                                                        delay();
```

// then exit this app, reinitialize it

thread's priority to high, set

## C. MainMenu.c

```
}
void MP3PlayerThread( void const *argument) {
  uint8_t = 0;
  uint8_t audioRunning = 0;
  uint32_t joyStick;
  while(1){
    if (exitApp==1) {
       // then exit this app, reinitialize it
           if we return
       exitApp = 0; // set this (software)
           flag back to 0,
       //if we return, we don't want the
           infinite loop to go back to the
          main menu right away, which is what
          will happen if it remains 1
       osSignalSet (mainMenuId, 0x04);
      osSignalWait(0x02, osWaitForever);
    }
    else{
       joyStick = get_button();
       if(joyStick==KBD_LEFT) {
         exitApp = 1;
         //suspendUsbAudio();
       if(exitApp == 0 && audioRunning==0) {
         audioRunning = usbAudio();
    }
  }
}
void GameThread( void const *argument) {
  uint8_t exitApp = 0;
  uint32_t joyStick;
  while(1){
    if (exitApp==1) {
       // then exit this app, reinitialize it
          if we return
       exitApp = 0; // set this (software)
          flag back to 0,
       //if we return, we don't want the
          infinite loop to go back to the
          main menu right away, which is what
          will happen if it remains 1
       osSignalSet (mainMenuId, 0x04);
       osSignalWait(0x03, osWaitForever);
    else{
       joyStick = get_button();
       if(joyStick == KBD_SELECT) exitApp = 1;
       //int gameReturn = game();
       if(game()==0) exitApp = 1;
    }
  }
}
void delay(void) {
  int i,j;
  for(i=0; i<4000; i++){</pre>
    for(j=0; j<500; j++){}</pre>
}
```

```
#include "LPC17xx.h"
#include "GLCD.h"
#define ___FI
// 1 - Gallery, 2 - MP3 Player, 3 - Game
uint8_t currentSelection;
uint8_t previousSelection;
void displayMainMenu(void) {
  currentSelection = 3;
  GLCD_Clear(White);
 GLCD_SetBackColor(Red);
 GLCD_SetTextColor(White);
 GLCD_DisplayString(0, 0, __FI, (unsigned
    char *)"COE718 Media Centre ");
 GLCD_DisplayString(1, 0, __FI, ( unsigned
    char *)" Navigate Menu: ");
 GLCD_SetBackColor(White);
 GLCD_SetTextColor(Black);
  GLCD_DisplayString(2, 0, __FI, (unsigned
     char *) "----");
 GLCD_DisplayString(3, 0, __FI, (unsigned
     char *)"| Gallery |");
  GLCD_DisplayString(4, 0, __FI, (unsigned
     char *) "----");
  GLCD_DisplayString(5, 0, __FI, (unsigned
     char *)"| MP3 Player |");
  GLCD_DisplayString(6, 0, __FI, (unsigned
     char *)"----");
  GLCD_DisplayString(7, 0, __FI, (unsigned
     char *)"| Game |");
  GLCD_DisplayString(8, 0, ___FI, ( unsigned
     char *) "-----
  GLCD_SetBackColor(Red);
 GLCD_SetTextColor(White);
  GLCD_DisplayString(9, 0, __FI, (unsigned
     char *)" ");
// this select cursor only updates the 2
   lines of the main menu that we need to,
   minimizing LCD operations
void selectCursor(unsigned int num) {
  switch (num) {
    case 1:
      // Gallery
      GLCD_ClearLn(3,__FI);
      GLCD_SetBackColor(Blue);
      GLCD_SetTextColor(White);
      GLCD_DisplayString(3, 0, __FI, (
         unsigned char *)"| Gallery |");
      break;
    case 2:
      // MP3 player
      GLCD_ClearLn(5,__FI);
      GLCD_SetBackColor(Blue);
      GLCD_SetTextColor(White);
```

```
GLCD_DisplayString(5, 0, __FI, (
          unsigned char *)"| MP3 Player |");
      break;
    case 3:
      // Game
      GLCD_ClearLn(7,__FI);
      GLCD_SetBackColor(Blue);
      GLCD_SetTextColor(White);
      GLCD_DisplayString(7, 0, __FI, (
          unsigned char *)"| Game |");
      break;
  }
}
void clearCursor(unsigned int num) {
  switch(num) {
    case 1:
      // Take cursor off Gallery
      GLCD_ClearLn(3,__FI);
      GLCD_SetBackColor(White);
      GLCD_SetTextColor(Black);
      GLCD_DisplayString(3, 0, __FI, (
         unsigned char *)"| Gallery |");
      break;
    case 2:
      // Take cursor off MP3 Player
      GLCD_ClearLn(5,__FI);
      GLCD_SetBackColor(White);
      GLCD_SetTextColor(Black);
      GLCD_DisplayString(5, 0, __FI, (
          unsigned char *)"| MP3 Player |");
      break:
    case 3:
      // Take cursor off Game
      GLCD_ClearLn(7,__FI);
      GLCD_SetBackColor(White);
      GLCD_SetTextColor(Black);
      GLCD_DisplayString(7, 0, __FI, (
          unsigned char *)"| Game |");
      break;
  }
```

## D. MainMenu.h

```
#include "LPC17xx.h"
#include "GLCD.h"

#define __FI 1

void displayMainMenu(void);
void selectCursor(unsigned int num);
void clearCursor(unsigned int num);
```

# E. gallery.c

```
#include "GLCD.h"
#include "LPC17xx.h"
#include "stdint.h"
#include "IMG_6156.c" // picNum 1
#include "IMG_6157.c" // picNum 2
#include "IMG_6158.c" // picNum 3
```

```
// an array that holds the different numbers
   that represent the pictures in our gallery
uint8_t gallery[3] = \{1, 2, 3\};
unsigned char *picNames [] = {
  (unsigned char *) "| Awais.jpg |",
  (unsigned char *) "| MCB.jpg |",
  (unsigned char *) "| Code.jpg |"
extern uint8_t currentPic;
// this function clears the current picture
   and re displays the header and scroll
   options for our gallery
void clearLCDForGallery(void) {
  GLCD_Clear(White);
  GLCD_SetBackColor(Blue);
  GLCD_SetTextColor(White);
  GLCD_DisplayString(0, 0, 1, (unsigned char
     *)"| Gallery |");
  GLCD_SetBackColor(Red);
  GLCD_SetTextColor(White);
  GLCD_DisplayString(4, 0, 0, (unsigned char
      *) " down = next picture, up = previous,
      left = exit ");
  //GLCD_DisplayString(26, 0, 0,
     picNames[currentPic-1]);
  GLCD_DisplayString(9, 0, 1, (unsigned char
     *)"| |");
// this function displays a picture in our
   gallery
void displayPicture(uint8_t picNum) {
 // clear the display between each display,
     so reinitialize the gallery
  clearLCDForGallery();
  switch(picNum) {
    case 1:
      GLCD_Bitmap( 90, 58, 150, 147,
          (unsigned char*) SELFIE_pixel_data);
    case 2:
      GLCD_Bitmap( 90, 58, 150, 150,
          (unsigned char*)
          BOARDPIC_pixel_data);
      break;
    case 3:
      GLCD_Bitmap( 90, 58, 150, 144,
          (unsigned char*)
          MYCODEPIC_pixel_data);
      break;
  // display the name of the picture
  GLCD_ClearLn(9, 1);
  GLCD_DisplayString(9, 0, 1,
     picNames[picNum-1]);
// to be called whenever the gallery thread
   is signalled to execute
void initializeGallery(void) {
 currentPic = 1;
 clearLCDForGallery();
 // start the gallery off by displaying the
     very first
```

```
Endpoint Logical Address Mask */
                                                 #if USB DMA
                  F. gallery.h
                                            #pragma arm section zidata = "USB_RAM"
#include "stdint.h"
                                                void initializeGallery(void);
                                                  USB RAM */
void displayPicture(uint8_t picNum);
extern uint8_t currentPic;
                                                uint32 t DD NISO Mem[4*DD NISO CNT]; /*
                                                   Non-Iso DMA Descriptor Memory */
                                                 uint32_t DD_ISO_Mem [5*DD_ISO_CNT]; /* Iso
                                                 DMA Descriptor Memory */
                  G. usbhw.c
                                                #pragma arm section zidata
                                      _____ uint32_t udca[USB_EP_NUM];
/*-----saved values */-----
* USB-Kernel
                        _____uint32_t-DDMemMap{2};-----
* Name: usbhw.c
                                                    Descriptor Memory Usage */
* Purpose: USB Hardware Layer Module for
   NXP's LPC17xx MCU
                                                 #endif
* Version: V1.20
   This software is supplied "AS IS" /*
without any warranties, express, *
  without any warranties, express,
  implied or statutory, including but not
limited to the implied
  warranties of fitness for purpose,
satisfactory quality and

* Get Endpoint Physical Address

* Parameters: EPNum: Endpoint Number

* EPNum.0..3: Address

* EPNum.7: Dir

* Return Value: Telescopies
                                                * Return Value: Endpoint Physical Address
   noninfringement. Keil extends you a
   royalty-free right to reproduce
    and distribute executable files created uint32_t EPAdr (uint32_t EPNum) {
    using this software for use on NXP Semiconductors LPC family
                                                uint32_t val;
   microcontroller devices only. Nothing val = (EPNum \& 0x0F) << 1;
                                                if (EPNum & 0x80) {
   else gives you the right to use this
   software.
                                                   val += 1;
                                                 }
* Copyright (c) 2009 Keil - An ARM Company.
                                                 return (val);
   All rights reserved.
* History:
   V1.20 Added USB_ClearEPBuf
       V1.00 Initial Version
                                                * Write Command
                                                --*--Parameters:--cmd:--Command:/
#include "LPC17xx.h" /* LPC17xx * Return Value: None
  definitions */
#include "type.h"
                                                void WrCmd (uint32_t cmd) {
#include "usb.h"
#include "usbcfq.h"
                                                  LPC_USB->DevIntClr = CCEMTY_INT;
#include "usbreg.h"
                                                  LPC_USB->CmdCode = cmd;
#include "usbhw.h"
                                                  while ((LPC_USB->DevIntSt & CCEMTY_INT) ==
#include "usbcore.h"
                                                    0);
#include "usbuser.h"
#pragma diag_suppress 1441
                                                 * Write Command Data
                                               * Parameters: cmd: Command
* val: Data
#define EP_MSK_CTRL 0x0001 /* Control
    Endpoint Logical Address Mask */
                                                * Return Value: None
#define EP_MSK_BULK 0xC924 /* Bulk Endpoint
   Logical Address Mask */
#define EP_MSK_INT 0x4492 /* Interrupt
                                                void WrCmdDat (uint32_t cmd, uint32_t val) {
   Endpoint Logical Address Mask */
```

#define EP\_MSK\_ISO 0x1248 /\* Isochronous

displayPicture(currentPic);

```
LPC_USB->DevIntClr = CCEMTY_INT;
                                                 LPC\_PINCON->PINSEL4 \mid = ((1<<18)); /*
 LPC_USB->CmdCode = cmd;
                                                     PINSEL4 18.19 = 01 */
 while ((LPC_USB->DevIntSt & CCEMTY_INT) ==
                                                  LPC\_SC->PCONP \mid = (1UL << 31);
                                                                                 /* USB PCLK
     0);
 LPC_USB->DevIntClr = CCEMTY_INT;
                                                      -> enable USB Per. */
 LPC_USB->CmdCode = val;
 while ((LPC_USB->DevIntSt & CCEMTY_INT) ==
                                                  LPC_USB->USBClkCtrl = 0x12;
                                                                                  /* Dev, AHB
                                                      clock enable */
                                                  while ((LPC_USB->USBClkSt & 0x12) != 0x12);
                                                  NVIC EnableIRO(USB IROn); /* enable USB
                                                     interrupt */
* Write Command to Endpoint
   Parameters: cmd: Command
                                                  USB_Reset();
                 val: Data
                                                  USB SetAddress(0);
    Return Value: None
void WrCmdEP (uint32_t EPNum, uint32_t cmd) {
                                                  * USB Connect Function
 LPC_USB->DevIntClr = CCEMTY_INT;
                                                  * Called by the User to Connect/Disconnect
 LPC_USB->CmdCode = CMD_SEL_EP(EPAdr(EPNum));
                                                  * Parameters: con: Connect/Disconnect
 while ((LPC_USB->DevIntSt & CCEMTY_INT) ==
                                                     Return Value: None
    0);
 LPC_USB->DevIntClr = CCEMTY_INT;
 LPC_USB->CmdCode = cmd;
                                                 void USB_Connect (uint32_t con) {
 while ((LPC_USB->DevIntSt & CCEMTY_INT) ==
                                                  WrCmdDat(CMD_SET_DEV_STAT, DAT_WR_BYTE(con ?
                                                      DEV_CON : 0));
/*
* Read Command Data
   Parameters: cmd: Command
                                                  * USB Reset Function
   Return Value: Data Value
                                                  * Called automatically on USB Reset
                                                  * Return Value: None
                                                  */
uint32_t RdCmdDat (uint32_t cmd) {
                                                 void USB_Reset (void) {
 LPC_USB->DevIntClr = CCEMTY_INT | CDFULL_INT;
                                                #if USB_DMA
                                                  uint32_t n;
 LPC_USB->CmdCode = cmd;
 while ((LPC_USB->DevIntSt & CDFULL_INT) ==
                                                 #endif
 return (LPC_USB->CmdData);
                                                  LPC\_USB->EpInd = 0;
                                                  LPC_USB->MaxPSize = USB_MAX_PACKET0;
                                                  LPC\_USB->EpInd = 1;
                                                  LPC_USB->MaxPSize = USB_MAX_PACKET0;
                                                  while ((LPC_USB->DevIntSt & EP_RLZED_INT) ==
* USB Initialize Function
                                                      0);
* Called by the User to initialize USB
   Return Value: None
                                                  LPC_USB->EpIntClr = 0xFFFFFFF;
                                                  LPC_USB->EpIntEn = 0xFFFFFFFF ^ USB_DMA_EP;
                                                  LPC_USB->DevIntClr = 0xFFFFFFF;
void USB_Init (void) {
                                                  LPC_USB->DevIntEn = DEV_STAT_INT |
                                                      EP_SLOW_INT |
 LPC_PINCON->PINSEL1 &= ((3<<26) | (3<<28));
                                                            (USB_SOF_EVENT ? FRAME_INT : 0) |
    /* P0.29 D+, P0.30 D- */
                                                            (USB_ERROR_EVENT ? ERR_INT : 0);
 LPC_PINCON->PINSEL1 \mid= ((1<<26)|(1<<28)); /*
    PINSEL1 26.27, 28.29 = 01 */
                                                 #if USB_DMA
                                                  LPC_USB->UDCAH = USB_RAM_ADR;
 LPC_PINCON->PINSEL3 &= ^{\sim} ((3<< 4)|(3<<28));
                                                  LPC_USB->DMARClr = 0xFFFFFFF;
     /* P1.18 GoodLink, P1.30 VBUS */
                                                  LPC_USB->EpDMADis = 0xFFFFFFF;
                                                  LPC_USB->EpDMAEn = USB_DMA_EP;
 LPC_PINCON->PINSEL3 |= ((1 << 4) | (2 << 28)); /*
    PINSEL3 4.5 = 01, 28.29 = 10 */
                                                  LPC USB->EoTIntClr = 0xFFFFFFFF;
                                                  LPC_USB->NDDRIntClr = 0xFFFFFFF;
 LPC_PINCON->PINSEL4 &= ^{\sim} ((3<<18)); /* P2.9
                                                  LPC_USB->SysErrIntClr = 0xFFFFFFF;
     SoftConnect */
                                                  LPC\_USB->DMAIntEn = 0x00000007;
```

```
DDMemMap[0] = 0x00000000;
                                                  WrCmdDat(CMD_SET_ADDR, DAT_WR_BYTE(DEV_EN |
 DDMemMap[1] = 0x00000000;
                                                    adr)); /* Don't wait for next */
                                                  WrCmdDat(CMD_SET_ADDR, DAT_WR_BYTE(DEV_EN |
 for (n = 0; n < USB\_EP\_NUM; n++) {
  udca[n] = 0;
                                                    adr)); /* Setup Status Phase */
  UDCA[n] = 0;
#endif
                                                 * USB Configure Function
                                                  * Parameters: cfg: Configure/Deconfigure
                                                  * Return Value: None
* USB Suspend Function
* Called automatically on USB Suspend
* Return Value: None
                                                void USB_Configure (uint32_t cfg) {
                                                  WrCmdDat (CMD_CFG_DEV, DAT_WR_BYTE (cfg ?
void USB_Suspend (void) {
                                                     CONF_DVICE : 0));
/* Performed by Hardware */
                                                  LPC USB->ReEp = 0 \times 00000003;
                                                  while ((LPC_USB->DevIntSt & EP_RLZED_INT) ==
/*
                                                  LPC_USB->DevIntClr = EP_RLZED_INT;
* USB Resume Function
* Called automatically on USB Resume
   Return Value: None
                                                 * Configure USB Endpoint according to
void USB_Resume (void) {
                                                    Descriptor
/* Performed by Hardware */
                                                  * Parameters: pEPD: Pointer to Endpoint
                                                    Descriptor
                                                  * Return Value: None
                                                  */
* USB Remote Wakeup Function
                                                 void USB_ConfigEP (USB_ENDPOINT_DESCRIPTOR
* Called automatically on USB Remote Wakeup
                                                    *pEPD) {
   Return Value: None
                                                  uint32_t num;
                                                  num = EPAdr(pEPD->bEndpointAddress);
void USB_WakeUp (void) {
                                                  LPC\_USB->ReEp \mid = (1 << num);
                                                  LPC_USB->EpInd = num;
 if (USB_DeviceStatus &
                                                  LPC_USB->MaxPSize = pEPD->wMaxPacketSize;
    USB_GETSTATUS_REMOTE_WAKEUP) {
                                                  while ((LPC_USB->DevIntSt & EP_RLZED_INT) ==
   WrCmdDat (CMD_SET_DEV_STAT,
                                                  LPC_USB->DevIntClr = EP_RLZED_INT;
     DAT_WR_BYTE (DEV_CON));
}
                                                 * Set Direction for USB Control Endpoint
                                                 * Parameters: dir: Out (dir == 0), In (dir
* USB Remote Wakeup Configuration Function
* Parameters: cfg: Enable/Disable * Return Value: None
                                                     <> 0)
                                                   Return Value: None
                                                 */
void USB_WakeUpCfg (uint32_t cfg) {
                                                void USB_DirCtrlEP (uint32_t dir) {
/* Not needed */
                                                  /* Not needed */
* USB Set Address Function
                                                 * Enable USB Endpoint
                                                 * Parameters: EPNum: Endpoint Number
* Parameters: adr: USB Address
   Return Value: None
                                                                  EPNum.0..3: Address
                                                                   EPNum.7: Dir
                                                 * Return Value: None
void USB_SetAddress (uint32_t adr) {
```

```
void USB_EnableEP (uint32_t EPNum) {
                                               * Return Value: None
 WrCmdDat (CMD_SET_EP_STAT (EPAdr (EPNum)),
    DAT_WR_BYTE(0));
                                               void USB_ClearEPBuf (uint32_t EPNum) {
                                                WrCmdEP(EPNum, CMD_CLR_BUF);
* Disable USB Endpoint
   Parameters: EPNum: Endpoint Number
                                               /*
                 EPNum.0..3: Address
                                                * Read USB Endpoint Data
                  EPNum.7: Dir
                                                * Parameters: EPNum: Endpoint Number
   Return Value: None
                                                                 EPNum.0..3: Address
                                                                 EPNum.7: Dir
                                                                pData: Pointer to Data Buffer
                                                * Return Value: Number of bytes read
void USB_DisableEP (uint32_t EPNum) {
 WrCmdDat (CMD_SET_EP_STAT (EPAdr (EPNum)),
    DAT_WR_BYTE(EP_STAT_DA));
                                               uint32_t USB_ReadEP (uint32_t EPNum, uint8_t
                                                   *pData) {
                                                 uint32_t cnt, n;
* Reset USB Endpoint
                                                 LPC\_USB->Ctrl = ((EPNum & 0x0F) << 2)
   Parameters: EPNum: Endpoint Number
                                                   CTRL_RD_EN;
     EPNum.0..3: Address
                  EPNum.7: Dir
                                                 do {
   Return Value: None
                                                  cnt = LPC_USB->RxPLen;
                                                 } while ((cnt & PKT_RDY) == 0);
                                                 cnt &= PKT_LNGTH_MASK;
void USB_ResetEP (uint32_t EPNum) {
 WrCmdDat (CMD_SET_EP_STAT (EPAdr (EPNum)),
                                                for (n = 0; n < (cnt + 3) / 4; n++) {
    DAT_WR_BYTE(0));
                                                 *((__packed uint32_t *)pData) =
                                                      LPC_USB->RxData;
}
                                                  pData += 4;
                                                 LPC\_USB->Ctrl = 0;
* Set Stall for USB Endpoint
   Parameters: EPNum: Endpoint Number
                                                 if (((EP_MSK_ISO >> EPNum) & 1) == 0) { /*
                 EPNum.0..3: Address
                                                    Non-Isochronous Endpoint */
                  EPNum.7: Dir
                                                  WrCmdEP(EPNum, CMD_CLR_BUF);
   Return Value: None
                                                 }
                                                 return (cnt);
void USB_SetStallEP (uint32_t EPNum) {
 WrCmdDat (CMD_SET_EP_STAT (EPAdr (EPNum)),
    DAT_WR_BYTE(EP_STAT_ST));
                                                /*
                                                * Write USB Endpoint Data
                                                  Parameters: EPNum: Endpoint Number
                                                                 EPNum.0..3: Address
                                                                 EPNum.7: Dir
/*
* Clear Stall for USB Endpoint
                                                                pData: Pointer to Data Buffer
   Parameters: EPNum: Endpoint Number
                                                                cnt: Number of bytes to write
                                                * Return Value: Number of bytes written
                 EPNum.0..3: Address
                  EPNum.7: Dir
   Return Value: None
                                               uint32_t USB_WriteEP (uint32_t EPNum, uint8_t
*/
                                                   *pData, uint32_t cnt) {
void USB_ClrStallEP (uint32_t EPNum) {
                                                 uint32_t n;
 WrCmdDat(CMD_SET_EP_STAT(EPAdr(EPNum)),
                                                 LPC\_USB->Ctrl = ((EPNum & 0x0F) << 2) |
    DAT_WR_BYTE(0));
                                                    CTRL_WR_EN;
                                                 LPC_USB->TxPLen = cnt;
/*
* Clear USB Endpoint Buffer
                                                for (n = 0; n < (cnt + 3) / 4; n++) {
   Parameters: EPNum: Endpoint Number
                                                 LPC_USB->TxData = *((__packed uint32_t
                 EPNum.0..3: Address
                                                     *)pData);
                 EPNum.7: Dir
                                                 pData += 4;
```

```
if (ptr && pDD->Cfg.Type.Link) {
 LPC\_USB->Ctrl = 0;
                                                   *((uint32_t *)(ptr + 0)) = nxt; /* Link in
 WrCmdEP(EPNum, CMD_VALID_BUF);
                                                       new Descriptor */
 return (cnt);
                                                   *((uint32_t *)(ptr + 4)) |= 0x00000004; /*
                                                      Next DD is Valid */
                                                  } else {
#if USB_DMA
                                                   udca[num] = nxt;
                                                                                /* Save new
                                                      Descriptor */
                                                   UDCA[num] = nxt;
/* DMA Descriptor Memory Layout */
                                                                                /* Update
                                                     UDCA in USB */
const uint32_t DDAdr[2] = { DD_NISO_ADR,
  DD ISO ADR };
const uint32_t DDSz [2] = { 16, 20
                                                  /* Fill in DMA Descriptor */
                                                  *(((uint32_t *)nxt)++) = 0; /* Next DD
/*
                                                     Pointer */
* Setup USB DMA Transfer for selected
                                                  *(((uint32_t *)nxt)++) = pDD->Cfq.Type.ATLE |
                                                                  (pDD->Cfg.Type.IsoEP << 4) |</pre>
    Endpoint
   Parameters: EPNum: Endpoint Number
                                                                  (pDD->MaxSize << 5) |
                pDD: Pointer to DMA
                                                                  (pDD->BufLen << 16);
  Descriptor
                                                  *(((uint32_t *)nxt)++) = pDD->BufAdr;
  Return Value: TRUE - Success, FALSE -
                                                  *(((uint32_t *)nxt)++) =
                                                     pDD->Cfg.Type.LenPos << 8;
*/
                                                  if (iso) {
                                                   *((uint32_t *)nxt) = pDD->InfoAdr;
uint32_t USB_DMA_Setup(uint32_t EPNum,
   USB_DMA_DESCRIPTOR *pDD) {
 uint32_t num, ptr, nxt, iso, n;
                                                  return (TRUE); /* Success */
 iso = pDD->Cfg.Type.IsoEP;
                                /* Iso or
   Non-Iso Descriptor */
 num = EPAdr(EPNum);
   Endpoint's Physical Address */
                                                 * Enable USB DMA Endpoint
                                                 * Parameters: EPNum: Endpoint Number
 ptr = 0;
                                /* Current
                                                                   EPNum.0..3: Address
    Descriptor */
                                                                   EPNum.7: Dir
                                                 * Return Value: None
 nxt = udca[num];
                                /* Initial
    Descriptor */
                                                 */
                                /* Go
 while (nxt) {
    through Descriptor List */
                                                void USB_DMA_Enable (uint32_t EPNum) {
                                /* Current
                                                 LPC_USB->EpDMAEn = 1 << EPAdr(EPNum);
  ptr = nxt;
     Descriptor */
  if (!pDD->Cfg.Type.Link) {
                                /* Check for
      Linked Descriptors */
    n = (ptr - DDAdr[iso]) / DDSz[iso]; /*
      Descriptor Index */
                                                 * Disable USB DMA Endpoint
    DDMemMap[iso] &= ^{\sim} (1 << n); /* Unmark
                                                 * Parameters: EPNum: Endpoint Number
      Memory Usage */
                                                                  EPNum.0..3: Address
                                                                  EPNum.7: Dir
  nxt = *((uint32_t *)ptr); /* Next
                                                 * Return Value: None
     Descriptor */
                                                void USB_DMA_Disable (uint32_t EPNum) {
 for (n = 0; n < 32; n++) {
                                                 LPC_USB->EpDMADis = 1 << EPAdr(EPNum);</pre>
                                /* Search
    for available Memory */
   if ((DDMemMap[iso] & (1 << n)) == 0) {</pre>
                                /* Memory
      found */
                                                 * Get USB DMA Endpoint Status
  }
                                                 * Parameters: EPNum: Endpoint Number
 if (n == 32) return (FALSE); /* Memory
                                                                  EPNum.0..3: Address
                                                                  EPNum.7: Dir
    not available */
                                                 * Return Value: DMA Status
 DDMemMap[iso] |= 1 << n;
                               /* Mark
   Memory Usage */
 nxt = DDAdr[iso] + n * DDSz[iso]; /* Next
                                                uint32_t USB_DMA_Status (uint32_t EPNum) {
    Descriptor */
                                                 uint32_t ptr, val;
```

```
ptr = UDCA[EPAdr(EPNum)]; /* Current */
   Descriptor */
 if (ptr == 0)
                                              uint32_t USB_DMA_BufCnt (uint32_t EPNum) {
 return (USB_DMA_INVALID);
                                                uint32_t ptr, val;
 val = *((uint32_t *)(ptr + 3*4)); /* Status
                                                ptr = UDCA[EPAdr(EPNum)]; /* Current
   Information */
                                                  Descriptor */
                                                if (ptr == 0)
 switch ((val >> 1) & 0x0F) {
  case 0x00:
                               /* Not
     serviced */
                                                return ((uint32_t)(-1));
                                                                            /* DMA
   return (USB DMA IDLE);
                                                   Invalid */
  case 0x01:
                               /* Being
     serviced */
                                                val = *((uint32_t *)(ptr + 3*4)); /* Status
   return (USB_DMA_BUSY);
                                                  Information */
                                                                       /* Current
  case 0x02:
                               /* Normal
                                                return (val >> 16);
     Completition */
                                                   Count */
   return (USB_DMA_DONE);
                               /* Data
  case 0x03:
     Under Run */
   return (USB_DMA_UNDER_RUN);
                                               #endif /* USB_DMA */
                               /* Data Over
  case 0x08:
     Run */
   return (USB_DMA_OVER_RUN);
                               /* System
                                               * Get USB Last Frame Number
  case 0x09:
                                               * Parameters: None
* Return Value: Fran
     Error */
    return (USB_DMA_ERROR);
                                                   Return Value: Frame Number
 return (USB_DMA_UNKNOWN);
                                               uint32_t USB_GetFrame (void) {
                                                uint32_t val;
                                                WrCmd (CMD_RD_FRAME);
                                                val = RdCmdDat(DAT_RD_FRAME);
* Get USB DMA Endpoint Current Buffer Address
                                                val = val | (RdCmdDat(DAT_RD_FRAME) << 8);</pre>
   Parameters: EPNum: Endpoint Number
                 EPNum.0..3: Address
                                                return (val);
                 EPNum.7: Dir
  Return Value: DMA Address (or -1 when DMA
   is Invalid)
                                               * USB Interrupt Service Routine
uint32_t USB_DMA_BufAdr (uint32_t EPNum) {
                                               */
 uint32_t ptr, val;
                                               void USB_IRQHandler (void) {
 ptr = UDCA[EPAdr(EPNum)]; /* Current
                                                uint32_t disr, val, n, m;
   Descriptor */
                                                uint32_t episr, episrCur;
 if (ptr == 0)
                                                disr = LPC_USB->DevIntSt; /* Device
 Interrupt Status */
    Invalid */
                                                /★ Device Status Interrupt (Reset, Connect
                                                    change, Suspend/Resume) */
 val = *((uint32_t *)(ptr + 2*4)); /* Buffer
                                                if (disr & DEV_STAT_INT) {
   Address */
                                                 LPC_USB->DevIntClr = DEV_STAT_INT;
                                                 WrCmd (CMD_GET_DEV_STAT);
 return (val);
                              /* Current
    Address */
                                                  val = RdCmdDat(DAT_GET_DEV_STAT); /*
                                                    Device Status */
                                                  if (val & DEV_RST) {
                                                                             /* Reset */
                                                   USB_Reset();
                                               #if USB_RESET_EVENT
* Get USB DMA Endpoint Current Buffer Count
                                                   USB_Reset_Event();
* Number of transfered Bytes or Iso Packets
                                               #endif
   Parameters: EPNum: Endpoint Number
                 EPNum.0..3: Address
                                                 if (val & DEV CON CH) {
                                                                             /* Connect
                 EPNum.7: Dir
                                                     change */
  Return Value: DMA Count (or -1 when DMA
                                               #if USB_POWER_EVENT
   is Invalid)
                                                   USB_Power_Event(val & DEV_CON);
```

```
#endif
                                                                               /* IN
                                                      } else {
                                                        Endpoint */
  if (val & DEV_SUS_CH) {
                              /*
                                                       if (USB_P_EP[m]) {
      Suspend/Resume */
                                                        USB_P_EP[m](USB_EVT_IN);
    if (val & DEV_SUS) {
                              /* Suspend */
     USB_Suspend();
                                                      }
     USB_SUSPEND_EVENT
     USB_Suspend_Event();
#endif
                                                   LPC_USB->DevIntClr = EP_SLOW_INT;
   } else {
                               /* Resume */
     USB Resume();
#if USB_RESUME_EVENT
                                                #if USB_DMA
     USB_Resume_Event();
                                                 if (LPC_USB->DMAIntSt & 0x00000001) { /* End
#endif
                                                     of Transfer Interrupt */
  }
                                                   val = LPC_USB->EoTIntSt;
  }
                                                   for (n = 2; n < USB\_EP\_NUM; n++) { /*}
  goto isr_end;
                                                      Check All Endpoints */
                                                    if (val & (1 << n)) {</pre>
#if USB_SOF_EVENT
                                                     m = n \gg 1;
                                                                              /* OUT
                                                      if ((n \& 1) == 0) {
 /* Start of Frame Interrupt */
 if (disr & FRAME_INT) {
                                                        Endpoint */
 USB_SOF_Event();
                                                       if (USB_P_EP[m]) {
                                                        USB_P_EP[m] (USB_EVT_OUT_DMA_EOT);
#endif
                                                      } else {
                                                                                /* IN
#if USB_ERROR_EVENT
                                                        Endpoint */
/* Error Interrupt */
                                                       if (USB_P_EP[m]) {
 if (disr & ERR_INT) {
                                                        USB_P_EP[m] (USB_EVT_IN_DMA_EOT);
  WrCmd (CMD_RD_ERR_STAT);
  val = RdCmdDat(DAT_RD_ERR_STAT);
                                                      }
  USB_Error_Event(val);
                                                    }
#endif
                                                   LPC_USB->EoTIntClr = val;
 /* Endpoint's Slow Interrupt */
 if (disr & EP_SLOW_INT) {
                                                 if (LPC_USB->DMAIntSt & 0x00000002) { /* New
  episrCur = 0;
                                                    DD Request Interrupt */
                                                   val = LPC_USB->NDDRIntSt;
  episr = LPC_USB->EpIntSt;
  for (n = 0; n < USB_EP_NUM; n++) { /*
                                                   for (n = 2; n < USB_EP_NUM; n++) { /*</pre>
      Check All Endpoints */
                                                      Check All Endpoints */
    if (episr == episrCur) break; /* break if
                                                    if (val & (1 << n)) {</pre>
                                                     m = n \gg 1;
       all EP interrupts handled */
    if (episr & (1 << n)) {</pre>
                                                      if ((n \& 1) == 0) {
                                                                               /* OUT
     episrCur |= (1 << n);
                                                        Endpoint */
     m = n >> 1;
                                                       if (USB P EP[m]) {
                                                       USB_P_EP[m] (USB_EVT_OUT_DMA_NDR);
     LPC_USB->EpIntClr = (1 << n);
     while ((LPC_USB->DevIntSt & CDFULL_INT)
                                                                               /* IN
                                                     } else {
        == 0);
                                                        Endpoint */
     val = LPC_USB->CmdData;
                                                       if (USB_P_EP[m]) {
                                                        USB_P_EP[m](USB_EVT_IN_DMA_NDR);
     if ((n \& 1) == 0) \{ /* OUT \}
         Endpoint */
                                                      }
       if (n == 0) {
                                /* Control
                                                    }
          OUT Endpoint */
        if (val & EP_SEL_STP) { /* Setup
                                                   LPC_USB->NDDRIntClr = val;
           Packet */
          if (USB_P_EP[0]) {
           USB_P_EP[0](USB_EVT_SETUP);
                                                 if (LPC_USB->DMAIntSt & 0x00000004) { /*
           continue;
                                                     System Error Interrupt */
                                                   val = LPC_USB->SysErrIntSt;
        }
                                                  for (n = 2; n < USB\_EP\_NUM; n++) { /*}
                                                      Check All Endpoints */
       if (USB_P_EP[m]) {
                                                   if (val & (1 << n)) {</pre>
        USB_P_EP[m](USB_EVT_OUT);
                                                    m = n >> 1;
```

## H. usbhw.h

```
Packet */
                                          _ #define USB_ERR_DCRC 0x0004 /* Data CRC Error
                                            ----<del>*/</del>-----
                                            #define USB_ERR_TIMOUT 0x0008 /* Bus Time-out
* USB-Kernel
*-----Error-*/-----
                                            #define USB_ERR_EOP 0x0010 /* End of Packet
* Name: usbhw.h
* Purpose: USB Hardware Layer Definitions
                                            Error */
                                          #define USB_ERR_B_OVRN 0x0020 /* Buffer
* Version: V1.20
                                       -----<del>Overrun-*/-----</del>
  This software is supplied "AS IS" #define USB_ERR_BTSTF 0x0040 /* Bit Stuff without any warranties, express, Error */
   implied or statutory, including but not #define USB_ERR_TGL 0x0080 /* Toggle Bit
   limited to the implied
                                              Error */
  warranties of fitness for purpose,
                                            /* USB DMA Status Codes */
  satisfactory quality and
  noninfringement. Keil extends you a royalty-free right to reproduce
                                            #define USB_DMA_INVALID 0x0000 /* DMA Invalid
                                             - Not Configured */
    and distribute executable files created
                                            #define USB_DMA_IDLE 0x0001 /* DMA Idle -
                                              Waiting for Trigger */
   using this software for use
    on NXP Semiconductors LPC family
                                            #define USB_DMA_BUSY 0x0002 /* DMA Busy -
                                              Transfer in progress */
   microcontroller devices only. Nothing
   else gives you the right to use this
                                            #define USB_DMA_DONE 0x0003 /* DMA Transfer
                                              Done (no Errors) */
                                            #define USB_DMA_OVER_RUN 0x0004 /* Data Over
* Copyright (c) 2009 Keil - An ARM Company.
                                             Run */
  All rights reserved.
                                            #define USB_DMA_UNDER_RUN 0x0005 /* Data
*-----Under-Run-(Short-Packet)-*/
                                          #define USB_DMA_ERROR 0x0006 /* Error */
* History:
* V1.20 Added USB_ClearEPBuf
* V1.00 Initial Version
                                            #define USB_DMA_UNKNOWN 0xFFFF /* Unknown
                                            State */
                                            /* USB DMA Descriptor */
#ifndef __USBHW_H__
                                            typedef struct _USB_DMA_DESCRIPTOR {
#define __USBHW_H__
                                             uint32_t BufAdr; /* DMA Buffer
                                                Address */
                                             uint16_t BufLen;
                                                                       /* DMA Buffer
/* USB RAM Definitions */
                                               Length */
#define USB_RAM_ADR 0x20080000 /* USB RAM
                                            uint16_t MaxSize;
                                                                       /* Maximum
  Start Address */
                                                Packet Size */
#define USB RAM SZ 0x00004000 /* USB RAM Size
                                                                      /* Packet Info
                                             uint32 t InfoAdr;
   (4kB) */
                                                Memory Address */
                                                                    /* DMA
                                             union {
/* DMA Endpoint Descriptors */
                                               Configuration */
```

#define DD\_NISO\_CNT 16 /\* Non-Iso EP DMA

#define DD\_ISO\_SZ (DD\_ISO\_CNT \* 20) /\* Iso

#define DD\_NISO\_ADR (USB\_RAM\_ADR + 128) /\*

#define DD\_SZ (128 + DD\_NISO\_SZ +

#define DMA\_BUF\_ADR (USB\_RAM\_ADR + DD\_SZ) /\*

#define DMA\_BUF\_SZ (USB\_RAM\_SZ - DD\_SZ) /\*

#define USB\_ERR\_PID 0x0001 /\* PID Error \*/
#define USB\_ERR\_UEPKT 0x0002 /\* Unexpected

#define DD ISO ADR (DD NISO ADR + DD NISO SZ)

Descr. Count (max. 32) \*/

Non-Iso DMA Descr. Size \*/

DMA Descriptor Size \*/

Descriptor Count (max. 32) \*/
#define DD\_NISO\_SZ (DD\_NISO\_CNT \* 16) /\*

Non-Iso DMA Descr. Address \*/

/\* Iso DMA Descr. Address \*/

DD\_ISO\_SZ) /\* Descr. Size \*/

DMA Buffer Start Address \*/

DMA Buffer Size \*/

/\* USB Error Codes \*/

/\* DMA Buffer Memory Definitions \*/

```
* implied or statutory, including but not
   struct {
    uint32_t Link : 1;  /* Link to
    existing Descriptors */
                                                    limited to the implied
                                               timited to the implica

* warranties of fitness for purpose,
    and distribute executable files created
                                                    microcontroller devices only. Nothing
                                                     else gives you the right to use this
   } Type;
  uint32_t Val;
                                                    software.
 } Cfg;
} USB DMA DESCRIPTOR;
                                                  * Copyright (c) 2009 Keil - An ARM Company.
                                                    All rights reserved.
/* USB Hardware Functions */
                                               * History:

* V1.20 Added vendor specific requests

* Changed string descriptor
extern void USB_Init (void);
extern void USB_Connect (uint32_t con);
extern void USB_Reset (void);
                                              handling

* Reworked Endpoint0
extern void USB_Suspend (void);
extern void USB_Resume (void);
extern void USB_WakeUp (void);
                                                  * V1.00 Initial Version
extern void USB_WakeUpCfg (uint32_t cfg);
extern void USB_SetAddress (uint32_t adr);
extern void USB_Configure (uint32_t cfg);
                                                 #include "type.h"
extern void USB_ConfigEP
  (USB_ENDPOINT_DESCRIPTOR *pEPD);
                                                #include "usb.h"
(USB_ENDPOINT_DESCRIPTOR *pEPD); #include "usb.h"
extern void USB_DirCtrlEP (uint32_t dir); #include "usbcfg.h"
extern void USB_EnableEP (uint32_t EPNum); #include "usbdw.h"
extern void USB_DisableEP (uint32_t EPNum); #include "usbcore.h"
extern void USB_ResetEP (uint32_t EPNum); #include "usbdesc.h"
extern void USB_SetStallEP (uint32_t EPNum); #include "usbuser.h"
extern void USB_ClrStallEP (uint32_t EPNum);
extern void USB_ClearEPBuf (uint32_t EPNum);
                                              #if (USB_CLASS)
extern uint32_t USB_ReadEP (uint32_t EPNum,
   uint8_t *pData);
                                                 #if (USB_AUDIO)
uint8_t *pData, uint32_t cnt);
extern uint32_t USB_DMA_Setup (uint32_t
                                                 #endif
   EPNum, USB_DMA_DESCRIPTOR *pDD);
extern void USB_DMA_Enable (uint32_t EPNum); #if (USB_HID)
extern void USB_DMA_Disable(uint32_t EPNum); #include "hid
                                                 #include "hid.h"
                                                 #include "hiduser.h"
extern uint32_t USB_DMA_Status (uint32_t
                                                 #endif
  EPNum);
extern uint32_t USB_DMA_BufAdr (uint32_t
  EPNum);
                                                #if (USB MSC)
extern uint32_t USB_DMA_BufCnt (uint32_t
                                                #include "msc.h"
                                                #include "mscuser.h"
  EPNum);
                                                extern MSC_CSW CSW;
extern uint32_t USB_GetFrame (void);
extern void USB_IRQHandler (void);
                                                 #endif
                                                 #if (USB_CDC)
#endif /* __USBHW_H__ */
                                                 #include "cdc.h"
                                             #include "cdcuser.h"
                                                  #endif
                  I. usbcore.c
                                                  #endif
/*----#if-(USB-VENDOR)------
 * USB-Kernel
                                                  #include "vendor.h"
 *-----#endif------
 * Name: usbcore.c
                                                 #pragma diag_suppress 111,177,1441
 * Purpose: USB Core Module
 * Version: V1.20
 *-----
 * This software is supplied "AS IS" uint16_t USB_DeviceStatus; without any warranties, express, uint8_t USB_DeviceAddress;
```

```
uint8_t USB_Configuration;
                                               * Return Value: None
uint32_t USB_EndPointMask;
uint32_t USB_EndPointHalt;
must stay stalled */
                                               uint32_t cnt;
uint8_t USB_NumInterfaces;
uint8_t USB_AltSetting[USB_IF_NUM];
                                                cnt = USB_ReadEP(0x00, EP0Data.pData);
                                               EPOData.pData += cnt;
                                                EPOData.Count -= cnt;
uint8_t EP0Buf[USB_MAX_PACKET0];
USB_EP_DATA EPOData;
USB_SETUP_PACKET SetupPacket;
                                               * USB Request - Status In Stage
                                               * Parameters: None
                                                  Return Value: None
/*
* Reset USB Core
* Parameters: None
                                              void USB_StatusInStage (void) {
  Return Value: None
                                                USB_WriteEP(0x80, NULL, 0);
void USB_ResetCore (void) {
                                               * USB Request - Status Out Stage
* Parameters: None
 USB_DeviceStatus = USB_POWER;
 USB_DeviceAddress = 0;
                                               * Return Value: None
 USB_Configuration = 0;
 USB_EndPointMask = 0x00010001;
 USB_EndPointHalt = 0 \times 000000000;
                                              void USB_StatusOutStage (void) {
 USB_EndPointStall = 0 \times 000000000;
                                               USB_ReadEP(0x00, EP0Buf);
* USB Request - Setup Stage
* Parameters: None (global SetupPacket)
                                               * Get Status USB Request
  Return Value: None
                                               * Parameters: None (global SetupPacket)
                                                * Return Value: TRUE - Success, FALSE -
                                                */
void USB_SetupStage (void) {
USB_ReadEP(0x00, (uint8_t *)&SetupPacket);
                                               uint32_t USB_RegGetStatus (void) {
                                                uint32_t n, m;
/*
                                                switch
* USB Request - Data In Stage
                                                 (SetupPacket.bmRequestType.BM.Recipient)
* Parameters: None (global EP0Data)
* Return Value: None
                                                case REQUEST_TO_DEVICE:
                                                 EPOData.pData = (uint8_t
                                                       *) &USB_DeviceStatus;
void USB_DataInStage (void) {
                                                   break;
                                                 case REQUEST_TO_INTERFACE:
 uint32_t cnt;
                                                  if ((USB_Configuration != 0) &&
 if (EP0Data.Count > USB_MAX_PACKET0) {
                                                      (SetupPacket.wIndex.WB.L <
  cnt = USB_MAX_PACKET0;
                                                     USB_NumInterfaces)) {
 } else {
                                                    *((__packed uint16_t *)EP0Buf) = 0;
  cnt = EP0Data.Count;
                                                    EP0Data.pData = EP0Buf;
                                                   } else {
 cnt = USB_WriteEP(0x80, EP0Data.pData, cnt);
                                                    return (FALSE);
 EP0Data.pData += cnt;
 EP0Data.Count -= cnt;
                                                   break;
                                                  case REQUEST_TO_ENDPOINT:
                                                   n = SetupPacket.wIndex.WB.L & 0x8F;
                                                   m = (n \& 0x80) ? ((1 << 16) << (n \&
                                                      0x0F)) : (1 << n);
* USB Request - Data Out Stage
                                                  if (((USB_Configuration != 0) || ((n &
                                                      0x0F) == 0)) && (USB\_EndPointMask &
* Parameters: None (global EPOData)
```

```
/* Compliance Test: rewrite CSW
       m)) {
      *((__packed uint16_t *)EP0Buf) =
                                                               after unstall */
                                                            if (CSW.dSignature ==
         (USB_EndPointHalt & m) ? 1 : 0;
     EPOData.pData = EPOBuf;
                                                               MSC_CSW_Signature) {
    } else {
                                                             USB_WriteEP(MSC_EP_IN, (uint8_t
     return (FALSE);
                                                                *) &CSW, sizeof(CSW));
    break;
                                                 #endif
  default:
    return (FALSE);
                                                          USB_EndPointHalt &= ~m;
                                                         }
 return (TRUE);
                                                       } else {
                                                        return (FALSE);
                                                       }
                                                      } else {
                                                       return (FALSE);
* Set/Clear Feature USB Request
    Parameters: sc: 0 - Clear, 1 - Set
                                                     break:
                      (global SetupPacket)
                                                    default:
    Return Value: TRUE - Success, FALSE -
                                                    return (FALSE);
    Error
                                                   return (TRUE);
uint32_t USB_ReqSetClrFeature (uint32_t sc) {
 uint32_t n, m;
                                                 /*
                                                  * Set Address USB Request
 switch
    (SetupPacket.bmRequestType.BM.Recipient)
                                                  * Parameters: None (global SetupPacket)
                                                    Return Value: TRUE - Success, FALSE -
  case REQUEST_TO_DEVICE:
                                                     Error
    if (SetupPacket.wValue.W ==
       USB_FEATURE_REMOTE_WAKEUP) {
                                                  uint32_t USB_ReqSetAddress (void) {
     if (sc) {
       USB_WakeUpCfg(TRUE);
       USB_DeviceStatus |=
                                                   switch
          USB_GETSTATUS_REMOTE_WAKEUP;
                                                      (SetupPacket.bmRequestType.BM.Recipient)
      } else {
                                                      {
       USB_WakeUpCfg(FALSE);
                                                    case REQUEST_TO_DEVICE:
       USB_DeviceStatus &=
                                                     USB_DeviceAddress = 0x80 |
           ~USB_GETSTATUS_REMOTE_WAKEUP;
                                                        SetupPacket.wValue.WB.L;
                                                     break;
     }
    } else {
                                                    default:
     return (FALSE);
                                                     return (FALSE);
                                                   }
                                                  return (TRUE);
    break;
  case REQUEST TO INTERFACE:
    return (FALSE);
   case REQUEST_TO_ENDPOINT:
    n = SetupPacket.wIndex.WB.L & 0x8F;
    m = (n \& 0x80) ? ((1 << 16) << (n \&
                                                  * Get Descriptor USB Request
       0x0F)) : (1 << n);
                                                  * Parameters: None (global SetupPacket)
    if ((USB_Configuration != 0) && ((n &
                                                     Return Value: TRUE - Success, FALSE -
        0x0F) != 0) && (USB_EndPointMask &
                                                     Error
        m)) {
      if (SetupPacket.wValue.W ==
         USB_FEATURE_ENDPOINT_STALL) {
                                                 uint32_t USB_ReqGetDescriptor (void) {
       if (sc) {
                                                  uint8_t *pD;
        USB_SetStallEP(n);
                                                  uint32_t len, n;
        USB_EndPointHalt |= m;
       } else {
                                                  switch
         if ((USB_EndPointStall & m) != 0) {
                                                      (SetupPacket.bmRequestType.BM.Recipient)
         return (TRUE);
                                                    case REQUEST_TO_DEVICE:
        USB ClrStallEP(n);
                                                     switch (SetupPacket.wValue.WB.H) {
#if (USB_MSC)
                                                      case USB_DEVICE_DESCRIPTOR_TYPE:
         if ((n == MSC_EP_IN) &&
                                                       EPOData.pData = (uint8_t
                                                            *)USB_DeviceDescriptor;
             ((USB_EndPointHalt & m) != 0)) {
```

```
len = USB_DEVICE_DESC_SIZE;
                                                    case HID_PHYSICAL_DESCRIPTOR_TYPE:
      break;
                                                     return (FALSE); /* HID Physical
     case USB_CONFIGURATION_DESCRIPTOR_TYPE:
                                                         Descriptor is not supported */
                                               #endif
       pD = (uint8_t *)USB_ConfigDescriptor;
                                                   default:
       for (n = 0; n !=
          SetupPacket.wValue.WB.L; n++) {
                                                     return (FALSE);
        if (((USB_CONFIGURATION_DESCRIPTOR
           *)pD)->bLength != 0) {
                                                   break;
         =+ da
                                                 default:
             ((USB CONFIGURATION DESCRIPTOR
                                                  return (FALSE);
             *)pD)->wTotalLength;
        }
                                                 if (EP0Data.Count > len) {
       if (((USB_CONFIGURATION_DESCRIPTOR
                                                 EPOData.Count = len;
          \star)pD)->bLength == 0) {
        return (FALSE);
                                                 return (TRUE);
       EPOData.pData = pD;
       len = ((USB CONFIGURATION DESCRIPTOR
          *)pD)->wTotalLength;
       break;
     case USB_STRING_DESCRIPTOR_TYPE:
                                              * Get Configuration USB Request
                                              * Parameters: None (global SetupPacket)
       pD = (uint8_t *)USB_StringDescriptor;
                                               * Return Value: TRUE - Success, FALSE -
       for (n = 0; n !=
          SetupPacket.wValue.WB.L; n++) {
                                                   Error
        if (((USB_STRING_DESCRIPTOR
           *)pD)->bLength != 0) {
          pD += ((USB_STRING_DESCRIPTOR
                                               uint32_t USB_ReqGetConfiguration (void) {
            *)pD)->bLength;
        }
                                                switch
       }
                                                    (SetupPacket.bmRequestType.BM.Recipient)
       if (((USB_STRING_DESCRIPTOR
                                                    {
          *)pD)->bLength == 0) {
                                                  case REQUEST_TO_DEVICE:
        return (FALSE);
                                                   EPOData.pData = &USB_Configuration;
                                                  break;
      EPOData.pData = pD;
                                                  default:
     len = ((USB STRING DESCRIPTOR
                                                  return (FALSE);
        *)EPOData.pData)->bLength;
      break;
                                                return (TRUE);
     default:
      return (FALSE);
   break:
  case REQUEST_TO_INTERFACE:
                                                * Set Configuration USB Request
    switch (SetupPacket.wValue.WB.H) {
                                               * Parameters: None (global SetupPacket)
                                               * Return Value: TRUE - Success, FALSE -
#if USB HID
     case HID_HID_DESCRIPTOR_TYPE:
       if (SetupPacket.wIndex.WB.L !=
          USB_HID_IF_NUM) {
        return (FALSE); /* Only Single HID uint32_t USB_ReqSetConfiguration (void) {
            Interface is supported */
                                                USB_COMMON_DESCRIPTOR *pD;
                                                uint32_t alt = 0;
       EP0Data.pData = (uint8_t
                                                uint32_t n, m;
          *)USB_ConfigDescriptor +
          HID_DESC_OFFSET;
                                               switch
       len = HID_DESC_SIZE;
                                                    (SetupPacket.bmRequestType.BM.Recipient)
       break;
                                                    {
     case HID_REPORT_DESCRIPTOR_TYPE:
                                                 case REQUEST TO DEVICE:
       if (SetupPacket.wIndex.WB.L !=
                                                  if (SetupPacket.wValue.WB.L) {
          USB_HID_IF_NUM) {
                                                   pD = (USB_COMMON_DESCRIPTOR
        return (FALSE); /* Only Single HID
           Interface is supported */
                                                        *) USB_ConfigDescriptor;
                                                    while (pD->bLength) {
       EPOData.pData = (uint8 t)
                                                     switch (pD->bDescriptorType) {
         *) HID_ReportDescriptor;
       len = HID_ReportDescSize;
                                                            USB_CONFIGURATION_DESCRIPTOR_TYPE:
       break;
```

```
*)pD)->bConfigurationValue ==
                                                   USB_DisableEP(n);
         SetupPacket.wValue.WB.L) {
       USB_Configuration =
                                                  if (USB_EndPointMask & ((1 << 16) <<</pre>
          SetupPacket.wValue.WB.L;
                                                      n)) {
       USB_NumInterfaces =
                                                    USB_DisableEP(n | 0x80);
          ((USB_CONFIGURATION_DESCRIPTOR
          *)pD)->bNumInterfaces;
                                                 USB_EndPointMask = 0x00010001;
       for (n = 0; n < USB_IF_NUM; n++) {
        USB_AltSetting[n] = 0;
                                                USB EndPointHalt = 0 \times 000000000;
                                                USB EndPointStall = 0 \times 000000000;
       for (n = 1; n < 16; n++) {
                                                USB_Configure(FALSE);
        if (USB_EndPointMask & (1 << n))</pre>
          USB DisableEP(n);
                                               if (USB_Configuration !=
                                                   SetupPacket.wValue.WB.L) {
         if (USB_EndPointMask & ((1 <<</pre>
                                                 return (FALSE);
           16) << n)) {
          USB_DisableEP(n | 0x80);
                                               break;
                                              default:
                                               return (FALSE);
       USB_EndPointMask = 0x00010001;
                                             }
       USB_EndPointHalt = 0x00000000;
                                            return (TRUE);
       USB_EndPointStall= 0x00000000;
       USB_Configure(TRUE);
       i f
           (((USB_CONFIGURATION_DESCRIPTOR /*
                                            * Get Interface USB Request
          *)pD)->bmAttributes &
          USB_CONFIG_POWERED_MASK) {
                                            * Parameters: None (global SetupPacket)
        USB_DeviceStatus |=
                                            * Return Value: TRUE - Success, FALSE -
           USB_GETSTATUS_SELF_POWERED;
                                              Error
       } else {
        USB_DeviceStatus &=
             USB_GETSTATUS_SELF_POWERED;
                                            uint32_t USB_ReqGetInterface (void) {
      } else {
                                            switch
       (uint8 t *)pD +=
                                                (SetupPacket.bmRequestType.BM.Recipient)
          ((USB_CONFIGURATION_DESCRIPTOR
                                                {
          *)pD)->wTotalLength;
                                              case REQUEST_TO_INTERFACE:
                                               if ((USB_Configuration != 0) &&
      continue;
                                                   (SetupPacket.wIndex.WB.L <
     break;
                                                   USB_NumInterfaces)) {
                                                EPOData.pData = USB_AltSetting +
    case USB_INTERFACE_DESCRIPTOR_TYPE:
     alt = ((USB_INTERFACE_DESCRIPTOR
                                                   SetupPacket.wIndex.WB.L;
       *)pD)->bAlternateSetting;
                                               } else {
                                                return (FALSE);
     break:
    case USB_ENDPOINT_DESCRIPTOR_TYPE:
     if (alt == 0) {
                                               break;
       n = (USB\_ENDPOINT\_DESCRIPTOR
                                             default:
          *)pD)->bEndpointAddress &
                                              return (FALSE);
          0x8F;
                                             }
       m = (n \& 0x80) ? ((1 << 16) << (n)
                                             return (TRUE);
          & 0x0F)) : (1 << n);
       USB_EndPointMask |= m;
       USB_ConfigEP((USB_ENDPOINT_DESCRIPTOR
       USB_EnableEP(n);
                                            * Set Interface USB Request
       USB_ResetEP(n);
                                            * Parameters: None (global SetupPacket)
                                            * Return Value: TRUE - Success, FALSE -
     break;
                                                Error
                                            */
   (uint8_t *)pD += pD->bLength;
 }
                                            uint32_t USB_RegSetInterface (void) {
}
                                            USB COMMON DESCRIPTOR *pD;
else {
                                            uint32_t ifn = 0, alt = 0, old = 0, msk = 0;
 USB_Configuration = 0;
                                            uint32_t n, m;
 for (n = 1; n < 16; n++) {
                                           uint32_t set;
```

if (((USB\_CONFIGURATION\_DESCRIPTOR

if (USB\_EndPointMask & (1 << n)) {</pre>

```
return (set);
  (SetupPacket.bmRequestType.BM.Recipient)
case REQUEST_TO_INTERFACE:
 if (USB_Configuration == 0) return
    (FALSE);
                                               * USB Endpoint 0 Event Callback
 set = FALSE;
                                                  Parameters: event
 pD = (USB_COMMON_DESCRIPTOR
                                                   Return Value: none
    *) USB_ConfigDescriptor;
 while (pD->bLength) {
  switch (pD->bDescriptorType) {
                                              void USB_EndPoint0 (uint32_t event) {
    case USB_CONFIGURATION_DESCRIPTOR_TYPE:
      if (((USB_CONFIGURATION_DESCRIPTOR
                                               switch (event) {
         *)pD)->bConfigurationValue !=
                                                case USB_EVT_SETUP:
         USB_Configuration) {
                                                   USB_SetupStage();
       (uint8_t *)pD +=
                                                   USB_DirCtrlEP(SetupPacket.bmRequestType.BM.Dir);
          ((USB_CONFIGURATION_DESCRIPTOR
                                                   EPOData.Count = SetupPacket.wLength; /*
           *)pD)->wTotalLength;
                                                      Number of bytes to transfer */
       continue;
      }
                                                       (SetupPacket.bmRequestType.BM.Type) {
     break;
    case USB_INTERFACE_DESCRIPTOR_TYPE:
                                                    case REQUEST_STANDARD:
      ifn = ((USB_INTERFACE_DESCRIPTOR
                                                     switch (SetupPacket.bRequest) {
         *)pD)->bInterfaceNumber;
                                                       case USB_REQUEST_GET_STATUS:
      alt = ((USB_INTERFACE_DESCRIPTOR
                                                         if (!USB_ReqGetStatus()) {
        *)pD)->bAlternateSetting;
                                                          goto stall_i;
     msk = 0;
      if ((ifn == SetupPacket.wIndex.WB.L)
                                                         USB_DataInStage();
         && (alt ==
                                                        break;
         SetupPacket.wValue.WB.L)) {
       set = TRUE;
                                                       case USB_REQUEST_CLEAR_FEATURE:
       old = USB_AltSetting[ifn];
                                                         if (!USB_ReqSetClrFeature(0)) {
       USB_AltSetting[ifn] = (uint8_t)alt;
                                                          goto stall_i;
     break;
                                                         USB_StatusInStage();
    case USB ENDPOINT DESCRIPTOR TYPE:
                                              #if USB FEATURE EVENT
      if (ifn == SetupPacket.wIndex.WB.L) {
                                                         USB_Feature_Event();
       n = (USB\_ENDPOINT\_DESCRIPTOR
                                              #endif
          *)pD)->bEndpointAddress & 0x8F;
                                                         break:
       m = (n \& 0x80) ? ((1 << 16) << (n \&
          0x0F)) : (1 << n);
                                                       case USB_REQUEST_SET_FEATURE:
       if (alt == SetupPacket.wValue.WB.L)
                                                         if (!USB_ReqSetClrFeature(1)) {
                                                          goto stall_i;
        USB_EndPointMask |= m;
         USB EndPointHalt &= ~m;
                                                         USB_StatusInStage();
         USB_ConfigEP((USB_ENDPOINT_DESCRIPTOR#if USB_FEATURE_EVENT
            *)pD);
                                                         USB_Feature_Event();
        USB_EnableEP(n);
                                              #endif
        USB_ResetEP(n);
                                                         break:
        msk |= m;
                                                        case USB_REQUEST_SET_ADDRESS:
                                                         if (!USB_ReqSetAddress()) {
       else if ((alt == old) && ((msk & m)
          == 0)) {
                                                          goto stall_i;
         USB_EndPointMask &= ~m;
        USB_EndPointHalt &= ~m;
                                                         USB_StatusInStage();
        USB_DisableEP(n);
                                                         break;
       }
                                                       case USB_REQUEST_GET_DESCRIPTOR:
      }
     break;
                                                         if (!USB_ReqGetDescriptor()) {
                                                          goto stall_i;
   (uint8_t *)pD += pD->bLength;
                                                         USB_DataInStage();
 break;
                                                         break;
default:
 return (FALSE);
                                                       case USB_REQUEST_SET_DESCRIPTOR:
```

```
/*stall_o:*/ USB_SetStallEP(0x00); /* not
                                                                 USB_DataInStage();
   supported */
          EPOData.Count = 0;
                                                                    send requested data */
          break;
                                                                 goto setup_class_ok;
        case USB_REQUEST_GET_CONFIGURATION:
                                                                break;
          if (!USB_ReqGetConfiguration()) {
                                                               case HID_REQUEST_SET_REPORT:
           goto stall_i;
                                                                EP0Data.pData = EP0Buf;
                                                                                  /* data to
          USB_DataInStage();
                                                                   be received */
                                                                goto setup class ok;
          break;
                                                               case HID_REQUEST_GET_IDLE:
        case USB_REQUEST_SET_CONFIGURATION:
                                                                if (HID_GetIdle()) {
          if (!USB_ReqSetConfiguration()) {
                                                                 EP0Data.pData = EP0Buf;
           goto stall_i;
                                                                                  /* point to
                                                                     data to be sent */
                                                                 USB_DataInStage();
          USB_StatusInStage();
#if USB_CONFIGURE_EVENT
          USB_Configure_Event();
                                                                     send requested data */
                                                                 goto setup_class_ok;
#endif
         break;
                                                                break;
         case USB_REQUEST_GET_INTERFACE:
                                                               case HID_REQUEST_SET_IDLE:
          if (!USB_RegGetInterface()) {
                                                                if (HID_SetIdle()) {
           goto stall_i;
                                                                 USB_StatusInStage();
                                                                                       /* send
          USB_DataInStage();
                                                                     Acknowledge */
          break;
                                                                 goto setup_class_ok;
        case USB_REQUEST_SET_INTERFACE:
                                                                break;
          if (!USB_ReqSetInterface()) {
                                                               case HID_REQUEST_GET_PROTOCOL:
                                                                if (HID_GetProtocol()) {
           goto stall_i;
                                                                 EPOData.pData = EPOBuf;
          USB_StatusInStage();
                                                                                   /* point to
#if USB_INTERFACE_EVENT
                                                                     data to be sent */
          USB_Interface_Event();
                                                                 USB_DataInStage();
#endif
                                                                    send requested data */
         break;
                                                                 goto setup_class_ok;
                                                                }
        default:
                                                                break;
         goto stall_i;
                                                               case HID_REQUEST_SET_PROTOCOL:
       break; /* end case REQUEST_STANDARD */
                                                                if (HID_SetProtocol()) {
                                                                 USB_StatusInStage();
#if USB_CLASS
                                                                                       /* send
     case REQUEST_CLASS:
                                                                     Acknowledge */
                                                                 goto setup_class_ok;
       switch
           (SetupPacket.bmRequestType.BM.Recipient)
                                                                break:
                                                             }
        case REQUEST_TO_DEVICE:
                                                 #endif /* USB_HID */
          goto stall_i;
                                                 #if USB_MSC
                                                           if (SetupPacket.wIndex.WB.L ==
             /* not supported */
                                                               USB_MSC_IF_NUM) { /* IF number
        case REQUEST_TO_INTERFACE:
                                                               correct? */
#if USB_HID
                                                             switch (SetupPacket.bRequest) {
                                                              case MSC_REQUEST_RESET:
          if (SetupPacket.wIndex.WB.L ==
              USB_HID_IF_NUM) { /* IF number
                                                                if ((SetupPacket.wValue.W ==
              correct? */
                                                                   0) &&
                                                                            /* RESET with
            switch (SetupPacket.bRequest) {
                                                                    invalid parameters ->
             case HID_REQUEST_GET_REPORT:
                                                                    STALL */
              if (HID_GetReport()) {
                                                                   (SetupPacket.wLength == 0))
                EPOData.pData = EPOBuf;
                                                                       {
                                 /* point to
                                                                 if (MSC_Reset()) {
                    data to be sent */
                                                                  USB_StatusInStage();
                                                                   goto setup_class_ok;
```

```
break;
             case MSC_REQUEST_GET_MAX_LUN:
              if ((SetupPacket.wValue.W ==
                  0) && /* GET_MAX_LUN
                  with invalid parameters ->
                  STALL */
                  (SetupPacket.wLength == 1))
                    {
                if (MSC GetMaxLUN()) {
                 EP0Data.pData = EP0Buf;
                 USB_DataInStage();
                 goto setup_class_ok;
              break;
          }
#endif /* USB_MSC */
#if USB_AUDIO
          if ((SetupPacket.wIndex.WB.L ==
              USB_ADC_CIF_NUM) || /* IF
              number correct? */
             (SetupPacket.wIndex.WB.L ==
                USB_ADC_SIF1_NUM) ||
             (SetupPacket.wIndex.WB.L ==
                USB_ADC_SIF2_NUM)) {
            switch (SetupPacket.bRequest) {
             case AUDIO_REQUEST_GET_CUR:
             case AUDIO_REQUEST_GET_MIN:
             case AUDIO_REQUEST_GET_MAX:
             case AUDIO_REQUEST_GET_RES:
              if (ADC_IF_GetRequest()) {
                EP0Data.pData = EP0Buf;
                                 /* point to
                    data to be sent */
                USB_DataInStage();
                   send requested data */
                goto setup_class_ok;
               }
              break;
             case AUDIO_REQUEST_SET_CUR:
11
             case AUDIO_REQUEST_SET_MIN:
             case AUDIO_REQUEST_SET_MAX:
             case AUDIO_REQUEST_SET_RES:
              EP0Data.pData = EP0Buf;
                                  /* data to
                  be received */
              goto setup_class_ok;
           }
#endif /* USB_AUDIO */
#if USB_CDC
          if ((SetupPacket.wIndex.WB.L ==
              USB_CDC_CIF_NUM) || /* IF
              number correct? */
              (SetupPacket.wIndex.WB.L ==
                USB_CDC_DIF_NUM)) {
            switch (SetupPacket.bRequest) {
                 CDC_SEND_ENCAPSULATED_COMMAND:
               EP0Data.pData = EP0Buf;
                                  /* data to
                  be received, see
                  USB_EVT_OUT */
```

```
goto setup_class_ok;
case
   CDC_GET_ENCAPSULATED_RESPONSE:
     (CDC_GetEncapsulatedResponse())
   EPOData.pData = EPOBuf;
                    /* point to
      data to be sent */
   USB_DataInStage();
      send requested data */
  goto setup_class_ok;
 }
 break;
case CDC_SET_COMM_FEATURE:
 EP0Data.pData = EP0Buf;
                 /* data to
     be received, see
    USB_EVT_OUT */
 goto setup_class_ok;
case CDC_GET_COMM_FEATURE:
 if
     (CDC_GetCommFeature(SetupPacket.wValu
   EP0Data.pData = EP0Buf;
                   /* point to
      data to be sent */
   USB_DataInStage();
      send requested data */
  goto setup_class_ok;
 }
 break;
case CDC_CLEAR_COMM_FEATURE:
     (CDC_ClearCommFeature(SetupPacket.wVa
     {
   USB_StatusInStage();
                        /* send
      Acknowledge */
  goto setup_class_ok;
 break;
case CDC_SET_LINE_CODING:
 EP0Data.pData = EP0Buf;
                   /* data to
    be received, see
    USB_EVT_OUT */
 goto setup_class_ok;
case CDC_GET_LINE_CODING:
 if (CDC_GetLineCoding()) {
  EP0Data.pData = EP0Buf;
                    /* point to
      data to be sent */
  USB_DataInStage();
      send requested data */
  goto setup_class_ok;
 break;
case CDC_SET_CONTROL_LINE_STATE:
     (CDC_SetControlLineState(SetupPacket.
   USB_StatusInStage();
                        /* send
```

```
case REQUEST TO DEVICE:
                   Acknowledge */
                goto setup_class_ok;
                                                          if (!USB_ReqVendorDev(TRUE)) {
                                                            goto stall_i;
              break;
             case CDC_SEND_BREAK:
                                                               /* not supported */
                  (CDC_SendBreak(SetupPacket.wValue.W))
                                                         case REQUEST_TO_INTERFACE:
                USB_StatusInStage();
                                     /* send
                                                          if (!USB_ReqVendorIF(TRUE)) {
                   Acknowledge */
                                                            goto stall_i;
                goto setup_class_ok;
                                                              /* not supported */
              break;
                                                           }
           }
                                                           break:
#endif /* USB_CDC */
                                                         case REQUEST_TO_ENDPOINT:
                                                          if (!USB_ReqVendorEP(TRUE)) {
          goto stall_i;
                                                            goto stall_i;
             /* not supported */
                                                              /* not supported */
          /* end case REQUEST_TO_INTERFACE */
        case REQUEST_TO_ENDPOINT:
                                                          break;
#if USB_AUDIO
          switch (SetupPacket.bRequest) {
                                                        default:
           case AUDIO_REQUEST_GET_CUR:
                                                          goto stall_i;
           case AUDIO_REQUEST_GET_MIN:
           case AUDIO_REQUEST_GET_MAX:
           case AUDIO_REQUEST_GET_RES:
                                                       if (SetupPacket.wLength) {
             if (ADC_EP_GetRequest()) {
                                                        if (SetupPacket.bmRequestType.BM.Dir
                                                            == REQUEST_DEVICE_TO_HOST) {
              EP0Data.pData = EP0Buf;
                                                          USB_DataInStage();
                                 /* point to
                  data to be sent */
                                                        } else {
              USB_DataInStage();
                                                        USB_StatusInStage();
                 send requested data */
              goto setup_class_ok;
                                                       break; /* end case REQUEST_VENDOR */
                                               #endif /* USB_VENDOR */
            break;
           case AUDIO_REQUEST_SET_CUR:
                                                      default:
           case AUDIO_REQUEST_SET_MIN:
           case AUDIO_REQUEST_SET_MAX:
case AUDIO_REQUEST_SET_RES:
                                                stall_i: USB_SetStallEP(0x80);
                                                       EPOData.Count = 0;
             EP0Data.pData = EP0Buf;
                                                       break;
                                /* data to
                be received */
                                                    break; /* end case USB_EVT_SETUP */
             goto setup_class_ok;
                                                   case USB_EVT_OUT:
#endif /* USB_AUDIO */
                                                    if (SetupPacket.bmRequestType.BM.Dir ==
                                                        REQUEST_HOST_TO_DEVICE) {
         goto stall_i;
          /* end case REQUEST_TO_ENDPOINT */
                                                     if (EPOData.Count) {
                                                                                     /* still
                                                          data to receive ? */
        default:
          goto stall_i;
                                                       USB_DataOutStage();
setup_class_ok:
                                                           receive data */
                                                      if (EP0Data.Count == 0) {
   request finished successfully */
                                                                                /* data
      break; /* end case REQUEST_CLASS */
                                                           complete ? */
#endif /* USB_CLASS */
                                                         switch
                                                             (SetupPacket.bmRequestType.BM.Type)
#if USB_VENDOR
     case REQUEST_VENDOR:
                                                          case REQUEST STANDARD:
       switch
           (SetupPacket.bmRequestType.BM.Recipient)
                                                           goto stall_i;
                                                                /* not supported */
```

```
USB_StatusInStage();
#if (USB_CLASS)
                                                                                         /* send
          case REQUEST_CLASS:
                                                                            Acknowledge */
            switch
                                                                        goto out_class_ok;
                (SetupPacket.bmRequestType.BM.Recipient)
                                                                      break;
             case REQUEST_TO_DEVICE:
                                                                     case CDC_SET_COMM_FEATURE:
                                                                      if
               goto stall_i;
                                                                           (CDC_SetCommFeature(SetupPacket.v
                   /* not supported */
                                                                        USB_StatusInStage();
             case REQUEST_TO_INTERFACE:
                                                                                         /* send
#if USB_HID
                                                                            Acknowledge */
               if (SetupPacket.wIndex.WB.L ==
                                                                        goto out_class_ok;
                   USB_HID_IF_NUM) { /* IF
                                                                      }
                   number correct? */
                                                                      break;
                                                                     case CDC_SET_LINE_CODING:
                 switch (SetupPacket.bRequest)
                                                                      if (CDC_SetLineCoding()) {
                  case HID_REQUEST_SET_REPORT:
                                                                        USB_StatusInStage();
                    if (HID_SetReport()) {
                                                                                         /* send
                     USB_StatusInStage();
                                                                           Acknowledge */
                                                                        goto out_class_ok;
                                      /* send
                         Acknowledge */
                     goto out_class_ok;
                                                                      break;
                   break;
                                                                  }
                                                  #endif /* USB_CDC */
               }
                                                                  goto stall_i;
#endif /* USB_HID */
                                                                  /* end case
#if USB_AUDIO
                                                                     REQUEST_TO_INTERFACE */
               if ((SetupPacket.wIndex.WB.L
                   == USB_ADC_CIF_NUM) || /*
                                                                case REQUEST_TO_ENDPOINT:
                                                  #if USB_AUDIO
                   IF number correct? */
                  (SetupPacket.wIndex.WB.L ==
                                                                  switch (SetupPacket.bRequest) {
                      USB_ADC_SIF1_NUM) ||
                                                                   case AUDIO_REQUEST_SET_CUR:
                                                  //
                                                                   case AUDIO_REQUEST_SET_MIN:
                  (SetupPacket.wIndex.WB.L ==
                      USB_ADC_SIF2_NUM)) {
                                                  11
                                                                   case AUDIO REQUEST SET MAX:
                 switch (SetupPacket.bRequest)
                                                                   case AUDIO_REQUEST_SET_RES:
                                                                     if (ADC_EP_SetRequest()) {
                  case AUDIO_REQUEST_SET_CUR:
                                                                      USB_StatusInStage();
                  case AUDIO_REQUEST_SET_MIN:
                                                                                         /* send
                  case AUDIO_REQUEST_SET_MAX:
                                                                          Acknowledge */
                  case AUDIO_REQUEST_SET_RES:
                                                                      goto out_class_ok;
                    if (ADC_IF_SetRequest()) {
                     USB_StatusInStage();
                                                                     break:
                                      /* send
                                                                  }
                         Acknowledge */
                                                  #endif /* USB_AUDIO */
                     goto out_class_ok;
                                                                  goto stall_i;
                    }
                                                                  /* end case
                                                                     REQUEST_TO_ENDPOINT */
                   break:
                 }
                                                                default:
#endif /* USB_AUDIO */
                                                                  goto stall_i;
#if USB_CDC
                                                  out_class_ok:
               if ((SetupPacket.wIndex.WB.L
                   == USB_CDC_CIF_NUM) || /*
                   IF number correct? */
                                                      /* request finished successfully */
                  (SetupPacket.wIndex.WB.L ==
                                                              break; /* end case REQUEST_CLASS
                     USB_CDC_DIF_NUM)) {
                 switch (SetupPacket.bRequest)
                                                  #endif /* USB_CLASS */
                    {
                                                  #if USB_VENDOR
                  case
                      CDC_SEND_ENCAPSULATED_COMMAND:
                                                             case REQUEST_VENDOR:
                                                              switch
                        (CDC_SendEncapsulatedCommand())
                                                                   (SetupPacket.bmRequestType.BM.Recipient)
```

```
case REQUEST TO DEVICE:
              if (!USB_ReqVendorDev(FALSE)) {
               goto stall_i;
                  /* not supported */
                                                               J. usbcore.h
              break;
            case REQUEST_TO_INTERFACE:
                                             /*----
             if (!USB_ReqVendorIF(FALSE)) {
                                              * USB-Kernel
              goto stall i;
                                              * Name: usbcore.h
                 /* not supported */
                                              * Purpose: USB Core Definitions
                                               * Version: V1.20
              break;
                                              * This software is supplied "AS IS"
            case REQUEST_TO_ENDPOINT:
                                                  without any warranties, express,
                                                 implied or statutory, including but not
              if (!USB_ReqVendorEP(FALSE)) {
                                                 limited to the implied
               goto stall_i;
                                               * warranties of fitness for purpose,
                  /* not supported */
                                                satisfactory quality and
                                               * noninfringement. Keil extends you a
                                                royalty-free right to reproduce
             break;
                                                  and distribute executable files created
                                                using this software for use
            default:
                                                  on NXP Semiconductors LPC family
             goto stall_i;
                                                microcontroller devices only. Nothing
                                                 else gives you the right to use this
           USB_StatusInStage();
                                                 software.
           break; /* end case REQUEST_VENDOR
                                              * Copyright (c) 2009 Keil - An ARM Company.
                                                All rights reserved.
             */
#endif /* USB_VENDOR */
         default:
                                              #ifndef __USBCORE_H__
                                              #define __USBCORE_H_
          goto stall_i;
                                              /* USB Endpoint Data Structure */
                                             typedef struct _USB_EP_DATA {
    } else {
                                              uint8_t *pData;
     USB_StatusOutStage();
                                              uint16_t Count;
        receive Acknowledge */
                                              } USB_EP_DATA;
   break; /* end case USB_EVT_OUT */
                                             /* USB Core Global Variables */
                                             extern uint16_t USB_DeviceStatus;
  case USB_EVT_IN :
                                            extern uint8_t USB_DeviceAddress;
    if (SetupPacket.bmRequestType.BM.Dir ==
                                          extern uint8_t USB_Configuration;
       REQUEST_DEVICE_TO_HOST) {
                                            extern uint32_t USB_EndPointMask;
                                            extern uint32_t USB_EndPointHalt;
     USB_DataInStage();
                                     /*
                                          extern uint32_t USB_EndPointStall;
        send data */
                                             extern uint8_t USB_AltSetting[USB_IF_NUM];
    } else {
     if (USB_DeviceAddress & 0x80) {
                                             /* USB Endpoint 0 Buffer */
                                              extern uint8_t EP0Buf[USB_MAX_PACKET0];
      USB_DeviceAddress &= 0x7F;
      USB_SetAddress(USB_DeviceAddress);
    }
                                              /* USB Endpoint 0 Data Info */
                                              extern USB_EP_DATA EPOData;
    break; /* end case USB_EVT_IN */
                                              /* USB Setup Packet */
                                              extern USB_SETUP_PACKET SetupPacket;
  case USB_EVT_OUT_STALL:
   USB_ClrStallEP(0x00);
   break;
                                              /* USB Core Functions */
                                              extern void USB ResetCore (void);
  case USB_EVT_IN_STALL:
   USB_ClrStallEP(0x80);
   break;
```

```
#endif /* __USBCORE_H__ */
                                            * USB Suspend Event Callback
                                            * Called automatically on USB Suspend Event
                K. usbuser.c
                                         _ #if USB_SUSPEND_EVENT
/*----<del>void-USB_Suspend_Event-(void)</del> {
* USB-Kernel
*-----#endif------
* Name: usbuser.c
* Purpose: USB Custom User Module
* Version: V1.20
*-----*-USB-Resume-Event-Callback-
  This software is supplied "AS IS" 
without any warranties, express, 

* Called automatically on USB Resume Event 
*/
   implied or statutory, including but not
   limited to the implied
                                            #if USB_RESUME_EVENT
   warranties of fitness for purpose,
                                            void USB_Resume_Event (void) {
  satisfactory quality and
                                           }
   noninfringement. Keil extends you a
                                            #endif
  royalty-free right to reproduce
   and distribute executable files created
  * USB Remote Wakeup Event Callback
microcontroller devices only. Nothing
else gives you the right to use this
software.

* USB Remote Wakeup Event Callback
* Called automatically on USB Remote Wakeup
Event
  using this software for use /*
on NXP Semiconductors LPC family *
* Copyright (c) 2009 Keil - An ARM Company.
                                          #if USB_WAKEUP_EVENT
  All rights reserved.
                                           void USB_WakeUp_Event (void) {
#endif
#include "type.h"
#include "usb.h"
#include "usbcfg.h"
                                             * USB Start of Frame Event Callback
#include "usbhw.h"
                                             * Called automatically on USB Start of
#include "usbcore.h"
                                               Frame Event
#include "usbuser.h"
#include "usbaudio.h"
                                            #if USB_SOF_EVENT
                                            void USB_SOF_Event (void) {
                                            #if USB_DMA == 0
                                             if (USB_ReadEP(0x03, (BYTE
* USB Power Event Callback
                                                *)&DataBuf[DataIn])) {
* Called automatically on USB Power Event
                                              /* Data Available */
* Parameter: power: On(TRUE)/Off(FALSE)
                                              DataIn += P_S;
                                                                         /* Update
                                                 Data In Index */
                                               DataIn &= B_S - 1;
                                                                         /* Adjust
#if USB POWER EVENT
                                                 Data In Index */
void USB_Power_Event (uint32_t power) {
                                               if (((DataIn - DataOut) & (B_S - 1)) ==
                                                (B_S/2)) {
DataRun = 1;
                                                                         /* Data
#endif
                                                  Stream running */
                                               }
                                              } else {
* USB Reset Event Callback
                                               /* No Data */
                                                                         /* Data
* Called automatically on USB Reset Event
                                              DataRun = 0;
                                               Stream not running */
                                               DataOut = DataIn;
#if USB_RESET_EVENT
                                                Initialize Data Indexes */
void USB_Reset_Event (void) {
USB_ResetCore();
                                             #endif
#endif
                                            #endif
```

```
P EP(8),
* USB Error Event Callback
                                               P_EP(9),
* Called automatically on USB Error Event
                                              P_EP(10),
* Parameter: error: Error Code
                                               P_EP(11),
                                               P_EP(12),
                                                P_EP(13),
#if USB_ERROR_EVENT
                                                P_EP(14),
void USB_Error_Event (uint32_t error) {
                                               P_EP(15),
#endif
                                               * USB Endpoint 1 Event Callback
/*
* USB Set Configuration Event Callback
                                               * Called automatically on USB Endpoint 1
* Called automatically on USB Set
                                                 Event
Parameter: event
   Configuration Request
                                               */
#if USB CONFIGURE EVENT
                                               void USB_EndPoint1 (uint32_t event) {
void USB_Configure_Event (void) {
 if (USB_Configuration) {      /* Check if
    USB is configured */
  /* add your code here */
                                               * USB Endpoint 2 Event Callback
                                                * Called automatically on USB Endpoint 2
                                                   Event.
                                                * Parameter: event
#endif
                                                */
                                               void USB_EndPoint2 (uint32_t event) {
* USB Set Interface Event Callback
* Called automatically on USB Set Interface
   Request
                                               * USB Endpoint 3 Event Callback
                                               * Called automatically on USB Endpoint 3
#if USB INTERFACE EVENT
                                                  Event
                                               * Parameter: event
void USB_Interface_Event (void) {
                                               */
#endif
                                               void USB_EndPoint3 (uint32_t event) {
                                               #if USB DMA
                                                USB_DMA_DESCRIPTOR DD;
* USB Set/Clear Feature Event Callback
* Called automatically on USB Set/Clear
                                               if (event & USB_EVT_OUT_DMA_EOT) {
                                                 /* End of Transfer */
   Feature Request
                                                  if (USB DMA BufAdr(0x03) !=
                                                     ((uint32_t)DataBuf + 2*DataIn)) {
#if USB_FEATURE_EVENT
                                                   /* Data Available */
void USB_Feature_Event (void) {
                                                   DataIn += P_C*P_S;
                                                                             /* Update
                                                      Data In Index */
#endif
                                                   DataIn &= B_S - 1;
                                                      Data In Index */
                                                                             /* Adjust
                                                   if (((DataIn - DataOut) & (B_S - 1)) ==
#define P_EP(n) ((USB_EP_EVENT & (1 << (n)))</pre>
                                                      (B_S/2)) {
                                                    DataRun = 1;
  ? USB_EndPoint##n : NULL)
                                                                              /* Data
                                                       Stream running */
/* USB Endpoint Events Callback Pointers */
                                                   }
                                                  } else {
void (* const USB_P_EP[16]) (uint32_t event)
                                                   /* No Data */
  = {
                                                                             /* Data
 P_EP(0),
                                                   DataRun = 0;
                                                     Stream not running */
 P_EP(1),
 P_EP(2),
                                                   DataOut = DataIn;
 P_EP(3),
                                                     Initialize Data Indexes */
 P EP (4),
 P_{EP}(5),
                                                if (event & (USB_EVT_OUT_DMA_EOT) |
 P_EP(6),
                                                    (USB_EVT_OUT_DMA_NDR)) {
 P_EP(7),
```

```
/★ End of Transfer or New Descriptor
     Request */
  DD.BufAdr = (uint32_t)DataBuf + 2*DataIn;
     /* DMA Buffer Address */
                                               * USB Endpoint 8 Event Callback
                                               * Called automatically on USB Endpoint 8
  DD.BufLen = P_C;
                               /* DMA
     Packet Count */
                                                  Event
                                               * Parameter: event
  DD.MaxSize = 0;
                               /* Must be 0
     for Iso Transfer */
                                               */
  DD.InfoAdr = (uint32_t)InfoBuf; /* Packet
     Info Buffer Address */
                                              void USB_EndPoint8 (uint32_t event) {
  DD.Cfg.Val = 0;
                               /* Initial
     DMA Configuration */
  DD.Cfg.Type.IsoEP = 1;
                               /* Iso
     Endpoint */
  USB_DMA_Setup (0x03, &DD); /* Setup DMA
                                               * USB Endpoint 9 Event Callback
                                               * Called automatically on USB Endpoint 9
                                                 Event
  USB_DMA_Enable(0x03); /* Enable
                                               * Parameter: event
     DMA */
 }
                                               */
#else
                                               void USB_EndPoint9 (uint32_t event) {
 event = event;
#endif
}
                                               * USB Endpoint 10 Event Callback
/*
* USB Endpoint 4 Event Callback
                                               * Called automatically on USB Endpoint 10
* Called automatically on USB Endpoint 4
                                                 Event
                                               * Parameter: event
  Parameter: event
                                               */
                                               void USB_EndPoint10 (uint32_t event) {
void USB_EndPoint4 (uint32_t event) {
                                               * USB Endpoint 11 Event Callback
* USB Endpoint 5 Event Callback
                                               * Called automatically on USB Endpoint 11
* Called automatically on USB Endpoint 5
                                                 Event
                                               * Parameter: event
  Event
  Parameter: event
                                               */
                                               void USB_EndPoint11 (uint32_t event) {
void USB_EndPoint5 (uint32_t event) {
                                               * USB Endpoint 12 Event Callback
* USB Endpoint 6 Event Callback
                                               * Called automatically on USB Endpoint 12
                                                 Event
* Called automatically on USB Endpoint 6
                                                  Parameter: event
   Parameter: event
                                               * /
*/
                                               void USB_EndPoint12 (uint32_t event) {
void USB_EndPoint6 (uint32_t event) {
                                               }
                                               * USB Endpoint 13 Event Callback
                                               * Called automatically on USB Endpoint 13
* USB Endpoint 7 Event Callback
* Called automatically on USB Endpoint 7
                                                  Event
                                               * Parameter: event
   Event
  Parameter: event
                                               */
                                              void USB_EndPoint13 (uint32_t event) {
void USB_EndPoint7 (uint32_t event) {
}
```

```
* USB Endpoint 14 Event Callback
* Called automatically on USB Endpoint 14
  Event
   Parameter: event
void USB_EndPoint14 (uint32_t event) {
/*
* USB Endpoint 15 Event Callback
* Called automatically on USB Endpoint 15
   Parameter: event
void USB_EndPoint15 (uint32_t event) {
```

## L. usbuser.h

extern void USB\_Reset\_Event (void); extern void USB\_Suspend\_Event (void);

extern void USB\_Error\_Event (uint32\_t error);

/\* USB Endpoint Callback Events \*/

#define USB\_EVT\_SETUP 1 /\* Setup Packet \*/

extern void USB\_Resume\_Event (void);

extern void USB\_WakeUp\_Event (void);

extern void USB\_SOF\_Event (void);

```
event);
 * USB-Kernel
                                                                                /* USB Endpoint Events Callback Functions */
 *-----extern-void-USB_EndPoint0-(uint32_t event);
 * Name: usbuser.h
                                                                             extern void USB_EndPoint1 (uint32_t event);
 * Purpose: USB Custom User Definitions
                                                                           extern void USB_EndPoint2 (uint32_t event);
                                                                              extern void USB_EndPoint3 (uint32_t event);
 * Version: V1.20
                                                    ------extern-void-USB_EndPoint4-(uint32_t event);
    This software is supplied "AS IS" extern void USB_EndPoint4 (uint32_t event); without any warranties, express, implied or statutory, including but not limited to the implied extern void USB_EndPoint6 (uint32_t event); extern void USB_EndPoint7 (uint32_t event); extern void USB_EndPoint8 (uint32_t event); extern void USB_EndPoint8 (uint32_t event); extern void USB_EndPoint9 (uint32_t event); extern void USB_EndPoint10 (uint32_t event); extern void USB_EndPoint11 (uint32_t event); extern void USB_EndPoint11 (uint32_t event); extern void USB_EndPoint12 (uint32_t event); extern void USB_EndPoint13 (uint32_t event); extern void USB_EndPoint14 (uint32_t event); extern void USB_EndPoint15 (uint32_t event);
        on NXP Semiconductors LPC family
                                                                                extern void USB_EndPoint15 (uint32_t event);
     microcontroller devices only. Nothing
       else gives you the right to use this
                                                                               /* USB Core Events Callback Functions */
                                                                                extern void USB_Configure_Event (void);
                                                                              extern void USB_Interface_Event (void);
 * Copyright (c) 2009 Keil - An ARM Company. extern void USB_Feature_Event (void);
     All rights reserved.
                                                                                 #endif /* __USBUSER_H__ */
#ifndef __USBUSER_H__
#define __USBUSER_H__
                                                                                                               M. usbdesc.c
```

/\* USB Device Events Callback Functions \*/ /\*-----

#define USB\_EVT\_OUT 2 /\* OUT Packet \*/ #define USB\_EVT\_IN 3 /\* IN Packet \*/

Acknowledged \*/

Acknowledged \*/

End of Transfer \*/

End of Transfer \*/

Stalled \*/

Stalled \*/

- Error \*/

\* Name: usbdesc.c

\* Version: V1.20

\* Purpose: USB Descriptors

limited to the implied

This software is supplied "AS IS"

\* implied or statutory, including but not

without any warranties, express,

Error \*/

#define USB\_EVT\_OUT\_NAK 4 /\* OUT Packet - Not

#define USB\_EVT\_IN\_NAK 5 /\* IN Packet - Not

#define USB\_EVT\_OUT\_STALL 6 /\* OUT Packet -

#define USB EVT OUT DMA EOT 8 /\* DMA OUT EP -

#define USB\_EVT\_IN\_DMA\_EOT 9 /\* DMA IN EP -

#define USB\_EVT\_OUT\_DMA\_NDR 10 /\* DMA OUT EP

#define USB\_EVT\_IN\_DMA\_NDR 11 /\* DMA IN EP -

#define USB\_EVT\_OUT\_DMA\_ERR 12 /\* DMA OUT EP

#define USB\_EVT\_IN\_DMA\_ERR 13 /\* DMA IN EP -

/\* USB Endpoint Events Callback Pointers \*/

extern void (\* const USB\_P\_EP[16]) (uint32\_t

- New Descriptor Request \*/

New Descriptor Request \*/

#define USB\_EVT\_IN\_STALL 7 /\* IN Packet -

```
AUDIO_FEATURE_UNIT_DESC_SZ(1,1) +
    warranties of fitness for purpose,
   satisfactory quality and
                                               AUDIO_OUTPUT_TERMINAL_DESC_SIZE +
    noninfringement. Keil extends you a
                                             USB_INTERFACE_DESC_SIZE + USB_INTERFACE_DESC_SIZE +
   royalty-free right to reproduce
    and distribute executable files created AUDIO_STREAMING_INTERFACE_DESC_SIZE +
                                               AUDIO_FORMAI_1... _
AUDIO_STANDARD_ENDPOINT_DESC_SIZE
AUDIO_STREAMING_ENDPOINT_DESC_SIZE
/*
                                                AUDIO_FORMAT_TYPE_I_DESC_SZ(1) +
   using this software for use
    on NXP Semiconductors LPC family
                                                AUDIO_STANDARD_ENDPOINT_DESC_SIZE +
   microcontroller devices only. Nothing
    else gives you the right to use this
                                               0x02,
   software.
                                                 bNumInterfaces */
* Copyright (c) 2009 Keil - An ARM Company.
                                                0x01,
   All rights reserved.
                                                bConfigurationValue */
  -----/w00,-----//*
                                                 iConfiguration */
* History:
   V1.20 Changed string descriptor
                                               USB_CONFIG_BUS_POWERED, /* bmAttributes
   handling
                                                 */
                                              USB_CONFIG_POWER_MA(100), /* bMaxPower */
   V1.00 Initial Version
                  -----/*-Interface-θ,-Alternate-Setting 0, Audio
#include "type.h"
                                                Control */
                                               USB_INTERFACE_DESC_SIZE, /* bLength */
#include "usb.h"
                                               USB_INTERFACE_DESCRIPTOR_TYPE, /*
#include "audio.h"
                                                 bDescriptorType */
#include "usbcfq.h"
#include "usbdesc.h"
                                                  bInterfaceNumber */
                                                0x00,
                                                 bAlternateSetting */
/* USB Standard Device Descriptor */
                                               0x00,
                                                                           /*
const uint8_t USB_DeviceDescriptor[] = {
   USB_DEVICE_DESC_SIZE,     /* bLength */
                                                bNumEndpoints */
                                               USB_DEVICE_CLASS_AUDIO,
 USB_DEVICE_DESCRIPTOR_TYPE, /*
                                                bInterfaceClass */
   bDescriptorType */
                                               AUDIO_SUBCLASS_AUDIOCONTROL, /*
 WBVAL(0x0200), /* 2.00 */ /* bcdUSB */
                                                bInterfaceSubClass */
                          /* bDeviceClass */
 0x00,
                                               AUDIO_PROTOCOL_UNDEFINED,
 0x00,
                          /*
                                                bInterfaceProtocol */
   bDeviceSubClass */
                                               0×00-
                                                                           /* iInterface */
                                              /* Audio Control Interface */
   bDeviceProtocol */
                                               AUDIO_CONTROL_INTERFACE_DESC_SZ(1), /*
 USB_MAX_PACKETO,
                                                 bLength */
  bMaxPacketSize0 */
                                               AUDIO_INTERFACE_DESCRIPTOR_TYPE, /*
 WBVAL(0x1FC9), /* idVendor */
WBVAL(0x4002), /* idProduct */
                                               bDescriptorType */
 WBVAL(0x4002),
 WBVAL(0x4002), /* idProduct */
WBVAL(0x0100), /* 1.00 */ /* bcdDevice */
                                               AUDIO_CONTROL_HEADER,
                                               bDescriptorSubtype */
                          /* iManufacturer
                                              WBVAL(0x0100), /* 1.00 */ /* bcdADC */
 0x01,
                                              WBVAL (
                                                                         /* wTotalLength
   */
 0x02,
                         /* iProduct */
                         /* iSerialNumber
                                               AUDIO_CONTROL_INTERFACE_DESC_SZ(1) +
                                               AUDIO_INPUT_TERMINAL_DESC_SIZE +
                                               AUDIO_FEATURE_UNIT_DESC_SZ(1,1) +
 0 \times 01
                                                AUDIO_OUTPUT_TERMINAL_DESC_SIZE
   bNumConfigurations: one possible
    configuration*/
                                                bInCollection */
/* USB Configuration Descriptor */
/* All Descriptors (Configuration,
                                                 baInterfaceNr */
   Interface, Endpoint, Class, Vendor */
                                             /* Audio Input Terminal */
const uint8_t USB_ConfigDescriptor[] = {
                                              AUDIO_INPUT_TERMINAL_DESC_SIZE, /* bLength */
/* Configuration 1 */
                                               AUDIO_INTERFACE_DESCRIPTOR_TYPE, /*
 USB_CONFIGUARTION_DESC_SIZE, /* bLength */
                                                bDescriptorType */
 USB_CONFIGURATION_DESCRIPTOR_TYPE, /*
                                               AUDIO_CONTROL_INPUT_TERMINAL, /*
   bDescriptorType */
                                                  bDescriptorSubtype */
                           /* wTotalLength
                                                                          /* bTerminalID
 WBVAL (
  USB CONFIGUARTION DESC SIZE +
                                               WBVAL (AUDIO TERMINAL USB STREAMING), /*
  USB_INTERFACE_DESC_SIZE +
                                                  wTerminalType */
  AUDIO_CONTROL_INTERFACE_DESC_SZ(1) + 0x00,
  AUDIO_INPUT_TERMINAL_DESC_SIZE +
                                                bAssocTerminal */
```

```
0x01,
                              /* bNrChannels
                                                                                /*
                                                   0 \times 01.
                                                      bNumEndpoints */
 WBVAL (AUDIO_CHANNEL_M),
                                                   USB_DEVICE_CLASS_AUDIO,
   wChannelConfig */
                                                      bInterfaceClass */
 0x00,
                                                   AUDIO_SUBCLASS_AUDIOSTREAMING, /*
    iChannelNames */
                                                      bInterfaceSubClass */
 0x00,
                              /* iTerminal */
                                                   AUDIO_PROTOCOL_UNDEFINED,
/* Audio Feature Unit */
                                                      bInterfaceProtocol */
 AUDIO_FEATURE_UNIT_DESC_SZ(1,1), /* bLength
                                                   0x00,
                                                                                /* iInterface */
                                                 /* Audio Streaming Interface */
                                                  AUDIO_STREAMING_INTERFACE_DESC_SIZE, /*
 AUDIO INTERFACE DESCRIPTOR TYPE, /*
    bDescriptorType */
                                                      bLength */
 AUDIO_CONTROL_FEATURE_UNIT, /*
                                                   AUDIO_INTERFACE_DESCRIPTOR_TYPE, /*
    bDescriptorSubtype */
                                                      bDescriptorType */
 0x02,
                              /* bUnitID */
                                                   AUDIO_STREAMING_GENERAL,
                              /* bSourceID */
                                                      bDescriptorSubtype */
 0x01.
                              /* bControlSize
 0x01,
                                                   0x01,
                                                                                /*
                                                      bTerminalLink */
 AUDIO_CONTROL_MUTE |
                                                   0x01,
                                                                                /* bDelay */
 AUDIO_CONTROL_VOLUME,
                                                   WBVAL (AUDIO_FORMAT_PCM),
                                                                                /* wFormatTag */
    bmaControls(0) */
                                                 /* Audio Type I Format */
                                                   AUDIO_FORMAT_TYPE_I_DESC_SZ(1), /* bLength */
                                                   AUDIO_INTERFACE_DESCRIPTOR_TYPE, /*
    bmaControls(1) */
 0x00,
                              /* iTerminal */
                                                      bDescriptorType */
/* Audio Output Terminal */
                                                   AUDIO_STREAMING_FORMAT_TYPE, /*
 AUDIO_OUTPUT_TERMINAL_DESC_SIZE, /* bLength
                                                      bDescriptorSubtype */
                                                   AUDIO_FORMAT_TYPE_I,
                                                                                /* bFormatType
 AUDIO_INTERFACE_DESCRIPTOR_TYPE, /*
                                                      */
    bDescriptorType */
                                                   0x01,
                                                                                /* bNrChannels
 AUDIO_CONTROL_OUTPUT_TERMINAL, /*
                                                      */
                                                   0x02,
    bDescriptorSubtype */
 0x03,
                              /* bTerminalID
                                                     bSubFrameSize */
 WBVAL (AUDIO_TERMINAL_SPEAKER), /*
                                                      bBitResolution */
    wTerminalType */
                                                                                /* bSamFreqType
                                                      */
                                                   B3VAL(32000),
                                                                               /* tSamFreq */
   bAssocTerminal */
 0x02,
                              /* bSourceID */
                                                 /* Endpoint - Standard Descriptor */
 0x00,
                              /* iTerminal */
                                                   AUDIO_STANDARD_ENDPOINT_DESC_SIZE, /*
/* Interface 1, Alternate Setting 0, Audio
                                                     bLength */
   Streaming - Zero Bandwith */
                                                   USB_ENDPOINT_DESCRIPTOR_TYPE, /*
 USB_INTERFACE_DESC_SIZE,
                              /* bLength */
                                                     bDescriptorType */
 USB_INTERFACE_DESCRIPTOR_TYPE, /*
                                                   USB_ENDPOINT_OUT(3),
                                                      bEndpointAddress */
    bDescriptorType */
 0x01,
                                                   USB_ENDPOINT_TYPE_ISOCHRONOUS, /*
    bInterfaceNumber */
                                                     bmAttributes */
 0 \times 00.
                                                   WBVAL(64),
    bAlternateSetting */
                                                      wMaxPacketSize */
 0x00,
                                                   0x01,
                                                                                /* bInterval */
                              /*
                                                   0x00,
                                                                                /* bRefresh */
    bNumEndpoints */
 USB_DEVICE_CLASS_AUDIO,
                                                   0x00,
    bInterfaceClass */
                                                      bSynchAddress */
 AUDIO_SUBCLASS_AUDIOSTREAMING, /*
                                                 /* Endpoint - Audio Streaming */
    bInterfaceSubClass */
                                                  AUDIO_STREAMING_ENDPOINT_DESC_SIZE, /*
 AUDIO_PROTOCOL_UNDEFINED,
                                                      bLength */
    bInterfaceProtocol */
                                                   AUDIO_ENDPOINT_DESCRIPTOR_TYPE, /*
 0x00,
                              /* iInterface */
                                                     bDescriptorType */
/* Interface 1, Alternate Setting 1, Audio
                                                   AUDIO_ENDPOINT_GENERAL,
                                                                               /* bDescriptor
   Streaming - Operational */
                                                      */
 USB_INTERFACE_DESC_SIZE,
                              /* bLength */
                                                   0x00,
                                                                                /* bmAttributes
 USB_INTERFACE_DESCRIPTOR_TYPE, /*
                                                   0x00,
    bDescriptorType */
 0x01,
                              /*
                                                     bLockDelayUnits */
                                                                                /* wLockDelay */
    bInterfaceNumber */
                                                   WBVAL(0x0000),
                                                 /* Terminator */
                                                  0
    bAlternateSetting */
                                                                                /* bLength */
                                                 } ;
```

```
/* USB String Descriptor (optional) */
const uint8_t USB_StringDescriptor[] = {
/* Index 0x00: LANGID Codes */
 0x04,
         /* bLength */
 USB_STRING_DESCRIPTOR_TYPE, /*
    bDescriptorType */
 WBVAL(0x0409), /* US English */ /* wLANGID */
/* Index 0x01: Manufacturer */
 (13*2 + 2), /* bLength (13)
    Char + Type + lenght) */
 USB_STRING_DESCRIPTOR_TYPE, /*
    bDescriptorType */
 'N',0,
 'X',0,
'P',0,
 ′′,0,
 'S',0,
 'e',0,
 'm',0,
 'i',0,
 'c',0,
 'o',0,
 'n',0,
 'd',0,
 ′′,0,
/* Index 0x02: Product */
 (20 * 2 + 2),
                          /* bLength ( 20
    Char + Type + lenght) */
 USB_STRING_DESCRIPTOR_TYPE, /*
    bDescriptorType */
 'N',0,
 'X',0,
 ′′,0,
 'L',0,
 'P',0,
 'C',0,
 '1',0,
 77',0,
 'x',0,
 'x',0,
 '',0,
's',0,
 'p',0,
 'e',0,
 'a',0,
 'k',0,
 'e',0,
 'r',0,
 ′′,0,
/* Index 0x03: Serial Number */
 (12*2 + 2), /* bLength (12
   Char + Type + lenght) */
 USB_STRING_DESCRIPTOR_TYPE, /*
    bDescriptorType */
 'D',0,
 'E',0,
 'M',0,
 '0',0,
 '0',0,
 0',0,
 '0',0,
 '0',0,
 '0',0,
 ′0′,0,
 '0',0,
```

# N. usbdesc.h

'0',0,

} **;** 

```
* USB-Kernel
*----
* Name: usbdesc.h
* Purpose: USB Descriptors Definitions
* Version: V1.20
    This software is supplied "AS IS"
   without any warranties, express,
    implied or statutory, including but not
    limited to the implied
    warranties of fitness for purpose,
   satisfactory quality and
    noninfringement. Keil extends you a
   royalty-free right to reproduce
   and distribute executable files created
    using this software for use
    on NXP Semiconductors LPC family
    microcontroller devices only. Nothing
    else gives you the right to use this
    software.
* Copyright (c) 2009 Keil - An ARM Company.
  All rights reserved.
#ifndef __USBDESC_H__
#define __USBDESC_H__
\#define WBVAL(x) (x & 0xFF), ((x >> 8) & 0xFF)
#define B3VAL(x) (x & 0xFF), ((x >> 8) &
   0xFF), ((x >> 16) & 0xFF)
#define USB DEVICE DESC SIZE
   (sizeof(USB_DEVICE_DESCRIPTOR))
#define USB_CONFIGUARTION_DESC_SIZE
   (sizeof(USB_CONFIGURATION_DESCRIPTOR))
#define USB_INTERFACE_DESC_SIZE
   (sizeof(USB_INTERFACE_DESCRIPTOR))
#define USB_ENDPOINT_DESC_SIZE
   (sizeof(USB_ENDPOINT_DESCRIPTOR))
extern const uint8_t USB_DeviceDescriptor[];
extern const uint8_t USB_ConfigDescriptor[];
extern const uint8_t USB_StringDescriptor[];
#endif /* __USBDESC_H__ */
```

#### O. usbaudio.h

```
* Name: usbaudio.h
* Purpose: USB Audio Demo Definitions
* Version: V1.10
*
* This software is supplied "AS IS"
without any warranties, express,
```

```
limited to the implied
   satisfactory quality and
                                                  * Version: V1.20
   noninfringement. Keil extends you a royalty-free right to reproduce
    royalty-free right to reproduce
and distribute executable files created
using this software for use
on NXP Semiconductors LPC family
microcontroller devices only. Nothing
else gives you the right to not this
    using this software for use
   microcontroller devices only. Nothing else gives you the right to use this
                                                     satisfactory quality and
                                                 * noninfringement. Keil extends you a
                                                     royalty-free right to reproduce
                                                      and distribute executable files created
 * Copyright (c) 2009 Keil - An ARM Company.
   All rights reserved.
                                                       using this software for use
  microcontroller devices only. Nothing
                                                      else gives you the right to use this
/* Audio Definitions */
#define DATA_FREQ 32000 /* Audio Data
                                                    software.
  Frequency */
                            #define P_S 32
  */
                                                     All rights reserved.
#if USB_DMA
                             #define P_C 4

    * V1.20 Added vendor specific support
    * V1.00 Initial Version

   */
                                                          V1.00 Initial Version
#else
#define P_C 1
                             /* Packet Count
  */
#endif
                                                  #ifndef __USBCFG_H__
#define B_S (8*P_C*P_S) /* Buffer Size #define __USBCFG_H__
/* Push Button Definitions */
                                                  //*** <<< Use Configuration Wizard in Context
// #define PBINT 0x00004000 /* P0.14 */
                                                  Menu >>> ***
/* LED Definitions */
#define LEDMSK 0x000000FF /* P2.0..7 */
                                                  // <h> USB Configuration
/* Audio Demo Variables */
extern uint8_t Mute;
                           // <00> USB Power
/* Mute State // <i> Default Power Setting
// <0=> Bus-powered
/* Volume // <1=> Self-powered
/* Volume // <01> Max Number of Interfaces <1-256>
/* Volume // <02> Max Number of Endpoints <1-32>
// <03> Max Endpoint 0 Packet Size
                                                  // <o0> USB Power
 * /
extern uint32_t Volume;
 Level */
extern uint16_t VolCur;
  Current Value */
                                                  // <8=> 8 Bytes <16=> 16 Bytes <32=> 32
Bytes <64=> 64 Bytes
#if !USB DMA
extern uint32_t InfoBuf[P_C]; /* Packet
                                                  // <e4> DMA Transfer
  Info Buffer */
                                                  // <i> Use DMA for selected Endpoints
// <o5.0> Endpoint 0 Out
// <o5.1> Endpoint 0 In
// <o5.2> Endpoint 1 Out
extern short DataBuf[B_S]; /* Data Buffer
#else
extern uint32_t *InfoBuf;
                                                  // <05.3> Endpoint 1 In
extern short *DataBuf;
                                                  // <05.4> Endpoint 2 Out
#endif
                                                  // <o5.5> Endpoint 2 In
extern uint16_t DataOut; /* Data Out
                                                  // <o5.6> Endpoint 3 Out
  Index */
                                                  // <05.6> Endpoint 3 Out
// <05.7> Endpoint 3 In
// <05.8> Endpoint 4 Out
// <05.9> Endpoint 4 In
// <05.10> Endpoint 5 Out
// <05.11> Endpoint 5 In
                               /* Data In
extern uint16_t DataIn;
Index */
                                /* Data
extern uint8_t DataRun;
 Stream Run State */
                                                  // <05.11> Enapoint 5 in // <05.12> Endpoint 6 Out
                                                  // <05.13> Endpoint 6 In
                   P. usbcfg.h
                                                  // <o5.14> Endpoint 7 Out
                                                  // <05.15> Endpoint 7 In
* USB-Kernel
                                                  // <o5.17> Endpoint 8 In
```

implied or statutory, including but not

```
// <o5.18> Endpoint 9 Out
                                                                      #define USB_WAKEUP_EVENT 0
// <o5.19> Endpoint 9 In
                                                                      #define USB_SOF_EVENT 1
// <o5.20> Endpoint 10 Out
                                                                      #define USB_ERROR_EVENT 0
// <o5.21> Endpoint 10 In
                                                                      #define USB_EP_EVENT 0x0009
// <05.22> Endpoint 11 Out

// <05.23> Endpoint 11 In

// <05.24> Endpoint 12 Out

// <05.25> Endpoint 12 In
                                                                      #define USB_CONFIGURE_EVENT 0
                                                                      #define USB_INTERFACE_EVENT 0
                                                                      #define USB_FEATURE_EVENT 0
// <05.25 Endpoint 12 III
// <o5.27> Endpoint 13 In
// <o5.28> Endpoint 14 Out
                                                                      // <e0> USB Class Support
// <o5.29> Endpoint 14 In
                                                                      // <i> enables USB Class specific Requests
// <05.30> Endpoint 15 Out
// <05.31> Endpoint 15 In
// </e>
                                                                      // <el> Human Interface Device (HID)
                                                                      // <o2> Interface Number <0-255>
// </e>
// <e3> Mass Storage
// <o4> Interface Number <0-255>
// </h>
*/
                                                                      // </e>
                                                                      // <e5> Audio Device
#define USB POWER 0
#define USB_IF_NUM 4
                                                                      // <o6> Control Interface Number <0-255>
#define USB_EP_NUM 32
                                                                      // <o7> Streaming Interface 1 Number <0-255>
                                                                      // <08> Streaming Interface 1 Number <0-255>
// <08> Streaming Interface 2 Number <0-255>
// </e>
// <e9> Communication Device
// <010> Control Interface Number <0-255>
// <011> Bulk Interface Number <0-255>
// <012> Max Communication Device Buffer
#define USB_MAX_PACKET0 64
#define USB_DMA 1
#define USB_DMA_EP
                            0x00000040
// <h> USB Event Handlers
                                                                          Size
                                                                      // <8=> 8 Bytes <16=> 16 Bytes <32=> 32
// <h> Device Events
// <00.0> Power Event
// <01.0> Reset Event
// <02.0> Suspend Event
// <03.0> Resume Event
// <04.0> Remote Wakeup Event
                                                                       Bytes <64=> 64 Bytes
                                                                      // </e>
                                                                      // </e>
// <01.02 Remote mental.
// <05.0> Start of Frame Event
                                                                      #define USB_CLASS 1
// <o6.0> Error Event
                                                                      #define USB_HID 0
// </h>
                                                                      #define USB_HID_IF_NUM 0
// <h> Endpoint Events
                                                                      #define USB_MSC 0
// <n> Endpoint Events
// <o7.0> Endpoint 0 Event #define USB_MSC_IF_NUM 0
// <o7.1> Endpoint 1 Event #define USB_AUDIO 1
// <o7.2> Endpoint 2 Event #define USB_ADC_CIF_NUM 0
// <o7.3> Endpoint 3 Event #define USB_ADC_SIF1_NUM
// <o7.4> Endpoint 4 Event #define USB_ADC_SIF2_NUM
// <o7.5> Endpoint 5 Event #define USB_CDC 0
// <o7.6> Endpoint 6 Event #define USB_CDC_CIF_NUM 0
                                                                      #define USB_ADC_CIF_NUM 0
                                                                      #define USB_ADC_SIF1_NUM 1
                                                                     #define USB_ADC_SIF2_NUM 2
// <o7.6> Endpoint 6 Event
                                                                   #define USB_CDC_CIF_NUM 0
// <o7.7> Endpoint 7 Event
// <o7.8> Endpoint 8 Event
                                                                    #define USB CDC DIF NUM 1
                                                             #c
/*
//
                                                                    #define USB_CDC_BUFSIZE 64
// <07.8> Endpoint 8 Event
// <07.9> Endpoint 9 Event
// <07.10> Endpoint 10 Event
// <07.11> Endpoint 11 Event
// <07.12> Endpoint 12 Event
// <07.13> Endpoint 13 Event
// <07.14> Endpoint 14 Event
// <07.15> Endpoint 15 Event
                                                                     // <e0> USB Vendor Support
                                                                      // <i> enables USB Vendor specific Requests
                                                                      // </e>
                                                                      #define USB_VENDOR
// </h>
// <h>> USB Core Events
// <08.0> Set Configuration Event
                                                                      #endif /* __USBCFG_H__ */
// <09.0> Set Interface Event
// <010.0> Set/Clear Feature Event
// </h>
                                                                                                 Q. audio.h
// </h>
*/
                                                                       * USB-Kernel
#define USB POWER EVENT 0
                                                                    * Name: AUDIO.H
* Purpose: USB Audio Device Class
#define USB_RESET_EVENT 1
```

Definitions

#define USB\_SUSPEND\_EVENT 0

#define USB\_RESUME\_EVENT 0

```
Version: V1.10
                                                            /* Audio Descriptor Sizes */
                                                            #define-AUDIO-CONTROL-INTERFACE_DESC_SZ(n)
    This software is supplied "AS IS" without any warranties, express,
                                                              0x08+n
                                                            #define AUDIO_STREAMING_INTERFACE_DESC_SIZE
                                                             0x07
      implied or statutory, including but not
     limited to the implied
                                                            #define AUDIO_INPUT_TERMINAL_DESC_SIZE 0x0C
                                                            #define AUDIO_OUTPUT_TERMINAL_DESC_SIZE 0x09
      warranties of fitness for purpose,
                                                            #define AUDIO_MIXER_UNIT_DESC_SZ(p,n) 0x0A+p+n
     satisfactory quality and
     noninfringement. Keil extends you a royalty-free right to reproduce
                                                            #define AUDIO_SELECTOR_UNIT_DESC_SZ(p) 0x06+p
                                                            #define AUDIO_FEATURE_UNIT_DESC_SZ(ch,n)
      and distribute executable files created
                                                               0x07+(ch+1)*n
                                                           #define AUDIO_PROCESSING_UNIT_DESC_SZ(p,n,x)
     using this software for use
    on Philips LPC2xxx microcontroller
                                                            0x0D+p+n+x
     devices only. Nothing else gives
                                                            #define AUDIO_EXTENSION_UNIT_DESC_SZ(p,n)
    you the right to use this software.
                                                            0x0D+p+n
                                                            #define AUDIO_STANDARD_ENDPOINT_DESC_SIZE 0x09
     Copyright (c) 2005-2006 Keil Software. #define AUDIO_STREAMING_ENDPOINT_DESC_SIZE
                         -----*/
#ifndef __AUDIO_H__
                                                            /* Audio Processing Unit Process Types */
#define __AUDIO_H__
                                                            #define AUDIO_UNDEFINED_PROCESS 0x00
                                                            #define AUDIO_UP_DOWN_MIX_PROCESS
                                                                                                       0x01
/* Audio Interface Subclass Codes */ #define AUDIO_DOLBY_PROLOGIC_PROCESS 0x02 #define AUDIO_SUBCLASS_UNDEFINED 0x00 #define AUDIO_3D_STEREO_PROCESS 0x03 #define AUDIO_SUBCLASS_AUDIOCONTROL 0x01 #define AUDIO_REVERBERATION_PROCESS 0x04 #define AUDIO_SUBCLASS_AUDIOSTREAMING 0x02 #define AUDIO_CHORUS_PROCESS 0x05 #define AUDIO_SUBCLASS_MIDISTREAMING 0x03 #define AUDIO_DYN_RANGE_COMP_PROCESS 0x06
/* Audio Interface Protocol Codes */
#define AUDIO_PROTOCOL_UNDEFINED 0x00
                                                            /* Audio Request Codes */
                                                                                                       0x00
                                                            #define AUDIO REQUEST UNDEFINED
                                                            #define AUDIO_REQUEST_SET_CUR
                                                           #define AUDIO_REQUEST_GET_MEM
#define AUDIO_REQUEST_GET_MEM
#define AUDIO_REQUEST_GET_STAT
                                                                                                        0x01
/* Audio Descriptor Types */
#define AUDIO_UNDEFINED_DESCRIPTOR_TYPE 0x20 #define AUDIO_REQUEST_SET_MIN #define AUDIO_DEVICE_DESCRIPTOR_TYPE 0x21 #define AUDIO_REQUEST_GET_MIN #define AUDIO_CONFIGURATION_DESCRIPTOR_TYPE #define AUDIO_REQUEST_SET_MAX
    0x22
#define AUDIO_STRING_DESCRIPTOR_TYPE 0x23
#define AUDIO_INTERFACE_DESCRIPTOR_TYPE 0x24
#define AUDIO_ENDPOINT_DESCRIPTOR_TYPE 0x25
/* Audio Control Interface Descriptor
   Subtypes */
#define AUDIO_CONTROL_UNDEFINED 0x00
#define AUDIO_CONTROL_HEADER 0x01
                                                                                                         0x00 /*
#define AUDIO_CONTROL_INPUT_TERMINAL 0x02
                                                            Common Selector */
#define AUDIO_CONTROL_OUTPUT_TERMINAL 0x03
/* Terminal Control Selectors */
#define AUDIO_CONTROL_SELECTOR_UNIT 0x05
                                                            #define AUDIO_COPY_PROTECT_CONTROL 0x01
#define AUDIO_CONTROL_FEATURE_UNIT 0x06
#define AUDIO_CONTROL_PROCESSING_UNIT 0x07
                                                            /* Feature Unit Control Selectors */
                                                           #define AUDIO_CONTROL_EXTENSION_UNIT 0x08
                                                           #define AUDIO_BASS_CONTROL 0x03
#define AUDIO_MID_CONTROL 0x04
#define AUDIO_TREBLE_CONTROL 0x05
/* Audio Streaming Interface Descriptor
#define AUDIO_STREAMING_UNDEFINED 0x00 #define AUDIO_TREBLE_CONTROL 0x00 #define AUDIO_STREAMING_GENERAL 0x01 #define AUDIO_GRAPHIC_EQUALIZER_CONTROL 0x07 #define AUDIO_STREAMING_FORMAT_TYPE 0x02 #define AUDIO_AUTOMATIC_GAIN_CONTROL 0x07 #define AUDIO_STREAMING_FORMAT_SPECIFIC 0x03 #define AUDIO_DELAY_CONTROL 0x08 #define AUDIO_BASS_BOOST_CONTROL 0x09 #define AUDIO_BASS_BOOST_CONTROL 0x08
                                                            #define AUDIO_GRAPHIC_EQUALIZER_CONTROL 0x06
                                                            #define AUDIO_AUTOMATIC_GAIN_CONTROL 0x07
                                                                                                       0x0A
/* Audio Endpoint Descriptor Subtypes */
                                                           #define AUDIO_LOUDNESS_CONTROL
#define AUDIO_ENDPOINT_UNDEFINED 0x00
#define AUDIO_ENDPOINT_GENERAL 0x01
                                                            /* Processing Unit Control Selectors: */
                                                            Common Selector */
```

```
#define AUDIO_MODE_SELECT_CONTROL 0x02 /*
                                           #define AUDIO_AC3_DYN_RANGE_CONTROL 0x02
                                            #define AUDIO_AC3_SCALING_CONTROL 0x03
   Common Selector */
                                            #define AUDIO_AC3_HILO_SCALING_CONTROL 0x04
/* - Up/Down-mix Control Selectors */
/* AUDIO_ENABLE_CONTROL 0x01
  Common Selector */
                                            /* Audio Format Types */
/* AUDIO_MODE_SELECT_CONTROL 0x02
                                            #define AUDIO_FORMAT_TYPE_UNDEFINED 0x00
                                            #define AUDIO_FORMAT_TYPE_I
  Common Selector */
                                            #define AUDIO_FORMAT_TYPE_II
                                                                            0x02
                                           #define AUDIO_FORMAT_TYPE_III
/★ - Dolby Prologic Control Selectors */
/* AUDIO_ENABLE_CONTROL 0x01
  Common Selector */
   AUDIO_MODE_SELECT_CONTROL 0x02
                                            /* Audio Format Type Descriptor Sizes */
  Common Selector */
                                            #define AUDIO_FORMAT_TYPE_I_DESC_SZ(n)
                                              0x08+(n*3)
/* - 3D Stereo Extender Control Selectors */
                                            #define AUDIO_FORMAT_TYPE_II_DESC_SZ(n)
/* AUDIO_ENABLE_CONTROL 0x01
                                            0x09+(n*3)
  Common Selector */
                                            #define AUDIO_FORMAT_TYPE_III_DESC_SZ(n)
#define AUDIO_SPACIOUSNESS_CONTROL 0x02
                                            0x08+(n*3)
                                          #define AUDIO_FORMAT_MPEG_DESC_SIZE 0x09
                                           #define AUDIO_FORMAT_AC3_DESC_SIZE 0x0A
/* - Reverberation Control Selectors */
/* AUDIO_ENABLE_CONTROL 0x01
  Common Selector */
#define AUDIO_REVERB_LEVEL_CONTROL 0x02
                                           /* Audio Data Format Codes */
#define AUDIO_REVERB_TIME_CONTROL 0x03
#define AUDIO_REVERB_FEEDBACK_CONTROL 0x04
                                            /* Audio Data Format Type I Codes */
                                           #define AUDIO_FORMAT_TYPE_I_UNDEFINED 0x0000
                                         #define AUDIO_FORMAT_PCM 0x0001
#define AUDIO_FORMAT_PCM8 0x0002
/* - Chorus Control Selectors */
/* AUDIO_ENABLE_CONTROL 0x01
                                         #define AUDIO_FORMAT_IEEE_FLOAT 0x0003
#define AUDIO_FORMAT_ALAW 0x0004
#define AUDIO_FORMAT_MULAW 0x0005
   Common Selector */
#define AUDIO_CHORUS_LEVEL_CONTROL 0x02
/* Audio Data Format Type II Codes */
                                           #define AUDIO_FORMAT_TYPE_II_UNDEFINED 0x1000
/∗ - Dynamic Range Compressor Control
                                            #define AUDIO_FORMAT_MPEG 0x1001
   Selectors */
   AUDIO_ENABLE_CONTROL 0x01
                                           #define AUDIO_FORMAT_AC3
Common Selector */
#define AUDIO_COMPRESSION_RATE_CONTROL 0x02
#define AUDIO_MAX_AMPL_CONTROL 0x03
                                           /* Audio Data Format Type III Codes */
                                           #define AUDIO_FORMAT_TYPE_III_UNDEFINED 0x2000
                                           #define AUDIO_RELEASE_TIME_CONTROL 0x06
                                          #define AUDIO_FORMAT_IEC1937_MPEG2_NOEXT
/* Extension Unit Control Selectors */
                                              0x2003
                                          #define AUDIO FORMAT IEC1937 MPEG2 EXT 0x2004
/* AUDIO_ENABLE_CONTROL 0x01
   Common Selector */
                                           #define AUDIO_FORMAT_IEC1937_MPEG2_L1_LS
/* Endpoint Control Selectors */
                                           #define AUDIO_FORMAT_IEC1937_MPEG2_L2_3 0x2006
#define AUDIO_SAMPLING_FREQ_CONTROL 0x01
/* Predefined Audio Channel Configuration
                                              Bits */
                                            #define AUDIO_CHANNEL_M
/* Audio Format Specific Control Selectors */
                                                                            0x0000 /*
                                              Mono */
                                            #define AUDIO_CHANNEL_L
/* MPEG Control Selectors */
                                                                           0x0001 /*
#define AUDIO_MPEG_CONTROL_UNDEFINED 0x00
                                             Left Front */
#define AUDIO_MPEG_DUAL_CHANNEL_CONTROL 0x01
                                            #define AUDIO_CHANNEL_R
                                                                           0x0002 /*
#define AUDIO_MPEG_SECOND_STEREO_CONTROL 0x02
                                             Right Front */
#define AUDIO_MPEG_MULTILINGUAL_CONTROL 0x03
                                            #define AUDIO_CHANNEL_C
                                                                            0x0004 /*
#define AUDIO_MPEG_DYN_RANGE_CONTROL 0x04
                                              Center Front */
#define AUDIO_MPEG_SCALING_CONTROL 0x05
                                                                           0x0008 /*
                                            #define AUDIO_CHANNEL_LFE
#define AUDIO_MPEG_HILO_SCALING_CONTROL 0x06
                                             Low Freq. Enhance. */
                                           #define AUDIO CHANNEL LS
                                                                           0x0010 /*
/* AC-3 Control Selectors */
                                             Left Surround */
#define AUDIO_AC3_CONTROL_UNDEFINED 0x00 #define AUDIO_CHANNEL_RS
                                                                       0x0020 /*
                                           Right Surround */
```

```
0x0040 /*
#define AUDIO CHANNEL LC
                                             #define AUDIO_CONTROL_COMPRESSION_RATE 0x0002
   Left of Center */
                                             #define AUDIO_CONTROL_MAX_AMPL 0x0004
                           0x0080 /*
#define AUDIO_CHANNEL_RC
                                             #define AUDIO_CONTROL_THRESHOLD
                                                                              0x0008
                                             #define AUDIO_CONTROL_ATTACK_TIME
                                                                              0x0010
   Right of Center */
#define AUDIO_CHANNEL_S
                                0x0100 /*
                                             #define AUDIO_CONTROL_RELEASE_TIME 0x0020
   Surround */
#define AUDIO_CHANNEL_SL
                                0x0200 /*
                                             /* Extension Unit Control Bits */
                                             /* AUDIO_CONTROL_ENABLE
                                                                              0x0001
   Side Left */
                              0x0400 /*
                                                Common Bit */
#define AUDIO_CHANNEL_SR
  Side Right */
                               0x0800 /*
                                             /* Endpoint Control Bits */
#define AUDIO CHANNEL T
   Top */
                                             #define AUDIO_CONTROL_SAMPLING_FREQ 0x01
                                             #define AUDIO_CONTROL_PITCH 0x02
                                             #define AUDIO_MAX_PACKETS_ONLY
/* Feature Unit Control Bits */
#define AUDIO_CONTROL_MUTE
                                 0x0001
#define AUDIO_CONTROL_VOLUME
                               0x0002
                                            /* Audio Terminal Types */
#define AUDIO_CONTROL_BASS
#define AUDIO_CONTROL_MID
                               0x0004
                               0x0008
                                            /* USB Terminal Types */
#define AUDIO_CONTROL_TREBLE 0x0010
                                            #define AUDIO_TERMINAL_USB_UNDEFINED 0x0100
#define AUDIO_CONTROL_GRAPHIC_EQUALIZER 0x0020
                                             #define AUDIO_TERMINAL_USB_STREAMING 0x0101
#define AUDIO_CONTROL_AUTOMATIC_GAIN 0x0040
                                             #define AUDIO_TERMINAL_USB_VENDOR_SPECIFIC
#define AUDIO_CONTROL_DEALY 0x0080
                                               0x01FF
/* Input Terminal Types */
                                             #define AUDIO_TERMINAL_INPUT_UNDEFINED 0x0200
                                             #define AUDIO_TERMINAL_MICROPHONE 0x0201
/* Processing Unit Control Bits: */
                                 0x0001 /*
                                             #define AUDIO_TERMINAL_DESKTOP_MICROPHONE
#define AUDIO_CONTROL_ENABLE
   Common Bit */
#define AUDIO_CONTROL_MODE_SELECT 0x0002 /*
                                             #define AUDIO_TERMINAL_PERSONAL_MICROPHONE
   Common Bit */
                                                0 \times 0203
                                             #define AUDIO_TERMINAL_OMNI_DIR_MICROPHONE
/* - Up/Down-mix Control Bits */
/* AUDIO_CONTROL_ENABLE 0x0001
                                             #define AUDIO_TERMINAL_MICROPHONE_ARRAY 0x0205
   Common Bit */
                                             #define AUDIO_TERMINAL_PROCESSING_MIC_ARRAY
/* AUDIO_CONTROL_MODE_SELECT 0x0002
                                                0x0206
   Common Bit */
                                            /* Output Terminal Types */
/∗ - Dolby Prologic Control Bits */
                                            #define AUDIO_TERMINAL_OUTPUT_UNDEFINED 0x0300
/* AUDIO_CONTROL_ENABLE 0x0001
                                             #define AUDIO_TERMINAL_SPEAKER 0x0301
                                             #define AUDIO_TERMINAL_HEADPHONES 0x0302
  Common Bit */
/* AUDIO_CONTROL_MODE_SELECT 0x0002
                                             #define AUDIO_TERMINAL_HEAD_MOUNTED_AUDIO
  Common Bit */
                                                0x0303
                                             #define AUDIO_TERMINAL_DESKTOP_SPEAKER 0x0304
/* - 3D Stereo Extender Control Bits */
                                             #define AUDIO_TERMINAL_ROOM_SPEAKER 0x0305
/* AUDIO_CONTROL_ENABLE 0x0001
                                             #define AUDIO_TERMINAL_COMMUNICATION_SPEAKER
  Common Bit */
                                                0x0306
#define AUDIO_CONTROL_SPACIOUSNESS 0x0002
                                             #define AUDIO_TERMINAL_LOW_FREQ_SPEAKER 0x0307
/* - Reverberation Control Bits */
                                             /* Bi-directional Terminal Types */
/* AUDIO_CONTROL_ENABLE
                                 0x0001
                                                AUDIO_TERMINAL_BIDIRECTIONAL_UNDEFINED
   Common Bit */
#define AUDIO_CONTROL_REVERB_TYPE 0x0002
                                                0x0400
#define AUDIO_CONTROL_REVERB_LEVEL 0x0004
                                             #define AUDIO_TERMINAL_HANDSET
#define AUDIO_TERMINAL_HEAD_MOUNTED_HANDSET
#define AUDIO_CONTROL_REVERB_FEEDBACK 0x0010
                                             #define AUDIO_TERMINAL_SPEAKERPHONE 0x0403
/* - Chorus Control Bits */
                                             #define
/* AUDIO_CONTROL_ENABLE 0x0001
                                               AUDIO_TERMINAL_SPEAKERPHONE_ECHOSUPRESS
  Common Bit */
                                                0x0404
#define AUDIO_CONTROL_CHORUS_LEVEL 0x0002
                                             #define
#define AUDIO_CONTROL_SHORUS_RATE 0x0004
                                               AUDIO_TERMINAL_SPEAKERPHONE_ECHOCANCEL
#define AUDIO_CONTROL_CHORUS_DEPTH 0x0008
                                               0x0405
/* - Dynamic Range Compressor Control Bits */
                                            /* Telephony Terminal Types */
                                             #define AUDIO_TERMINAL_TELEPHONY_UNDEFINED
/* AUDIO_CONTROL_ENABLE 0x0001
  Common Bit */
                                                0x0500
```

```
#define AUDIO_TERMINAL_PHONE_LINE 0x0501
#define AUDIO_TERMINAL_TELEPHONE 0x0502
#define AUDIO_TERMINAL_DOWN_LINE_PHONE 0x0503 #include <stdint.h>
/* External Terminal Types */
                                              #ifndef __TYPE_H__
#define AUDIO_TERMINAL_EXTERNAL_UNDEFINED
                                              #define __TYPE_H__
   0x0600
                                              #ifndef NULL
#define AUDIO_TERMINAL_ANALOG_CONNECTOR 0x0601
#define
                                               #define NULL ((void *)0)
   AUDIO_TERMINAL_DIGITAL_AUDIO_INTERFACE
                                               #endif
#define AUDIO_TERMINAL_LINE_CONNECTOR 0x0603
                                              #ifndef FALSE
#define AUDIO_TERMINAL_LEGACY_AUDIO_CONNECTOR
                                              #define FALSE (0)
                                              #endif
#define AUDIO_TERMINAL_SPDIF_INTERFACE 0x0605
#define AUDIO_TERMINAL_1394_DA_STREAM 0x0606
                                              #ifndef TRUE
                                              #define TRUE (1)
#define AUDIO_TERMINAL_1394_DA_STREAM_TRACK
   0 \times 0607
                                              #endif
/* Embedded Function Terminal Types */
#define AUDIO_TERMINAL_EMBEDDED_UNDEFINED
                                              typedef enum {RESET = 0, SET = !RESET}
   0x0700
                                                FlagStatus, ITStatus;
                                              typedef enum {DISABLE = 0, ENABLE = !DISABLE}
#define AUDIO_TERMINAL_CALIBRATION_NOISE
                                                 FunctionalState;
  0x0701
#define AUDIO_TERMINAL_EQUALIZATION_NOISE
                                               #endif /* __TYPE_H__ */
   0 \times 0702
#define AUDIO_TERMINAL_CD_PLAYER 0x0703
#define AUDIO_TERMINAL_DAT
                                 0x0704
#define AUDIO_TERMINAL_DCC
                                                                S. adcuser.c
#define AUDIO_TERMINAL_MINI_DISK 0x0706
#define AUDIO_TERMINAL_ANALOG_TAPE 0x0707
#define AUDIO_TERMINAL_PHONOGRAPH 0x0708
#define AUDIO_TERMINAL_VCR_AUDIO
                                 0x0709
                                               * USB-Kernel
                                               *----
#define AUDIO_TERMINAL_VIDEO_DISC_AUDIO 0x070A
#define AUDIO_TERMINAL_DVD_AUDIO 0x070B
                                               * Name: ADCUSER.C
                                               * Purpose: Audio Device Class Custom User
#define AUDIO_TERMINAL_TV_TUNER_AUDIO 0x070C
                                                 Module
   AUDIO_TERMINAL_SATELLITE_RECEIVER_AUDIO
                                               * Version: V1.10
   0x070D
                                                   This software is supplied "AS IS"
#define AUDIO_TERMINAL_CABLE_TUNER_AUDIO
                                                 without any warranties, express,
   0x070E
                                               * implied or state.

limited to the implied

corranties of fitness
#define AUDIO_TERMINAL_DSS_AUDIO
                                 0x070F
                                                   implied or statutory, including but not
#define AUDIO_TERMINAL_RADIO_RECEIVER 0x0710
                                                   warranties of fitness for purpose,
#define AUDIO_TERMINAL_RADIO_TRANSMITTER
   0 \times 0711
                                                 satisfactory quality and
#define AUDIO_TERMINAL_MULTI_TRACK_RECORDER
                                                   noninfringement. Keil extends you a
   0x0712
                                                 royalty-free right to reproduce
#define AUDIO_TERMINAL_SYNTHESIZER 0x0713
                                                  and distribute executable files created
                                                  using this software for use
                                                  on NXP Semiconductors LPC family
#endif /* __AUDIO_H__ */
                                                  microcontroller devices only. Nothing
                                                  else gives you the right to use this
                                                  software.
                  R. type.h
                                               * Copyright (c) 2009 Keil - An ARM Company.
                                                All rights reserved.
```

\* type.h: Type definition Header file for NXP LPC17xx Family

\* Microprocessors

\*

\* Copyright(C) 2009, NXP Semiconductor

\* All rights reserved.

\* Histor

\* 2009.05.25 ver 1.00 Prelimnary version, first Release

```
#include "type.h"
#include "usb.h"
#include "audio.h"
#include "usbcfg.h"
#include "usbcore.h"
#include "adcuser.h"
#include "usbaudio.h"
```

```
}
    uint16_t VolCur = 0x0100; /* Volume
        Current Value */
const uint16_t VolMin = 0x0000; /* Volume
                                                 * Audio Device Class Interface Set Request
   Minimum Value */
const uint16_t VolMax = 0x0100; /* Volume
                                                     Callback
   Maximum Value */
                                                  * Called automatically on ADC Interface Set
const uint16_t VolRes = 0x0004; /* Volume
                                                     Request
   Resolution */
                                                    Parameters: None (global SetupPacket and
                                                     EPOBuf)
                                                   Return Value: TRUE - Success, FALSE -
/*
* Audio Device Class Interface Get Request
                                                     Error
    Callback
   Called automatically on ADC Interface Get
   Request
                                                 uint32_t ADC_IF_SetRequest (void) {
   Parameters: None (global SetupPacket and
   Return Value: TRUE - Success, FALSE -
                                                  Interface = SetupPacket.wIndex.WB.L;
    Error
                                                  EntityID = SetupPacket.wIndex.WB.H;
                                                  Request = SetupPacket.bRequest;
                                                  Value = SetupPacket.wValue.W;
uint32_t ADC_IF_GetRequest (void) {
                                                 */
 Interface = SetupPacket.wIndex.WB.L;
                                                 if (SetupPacket.wIndex.W == 0x0200) {
 EntityID = SetupPacket.wIndex.WB.H;
                                                    /* Feature Unit: Interface = 0, ID = 2 */
 Request = SetupPacket.bRequest;
                                                   if (SetupPacket.wValue.WB.L == 0) {
 Value = SetupPacket.wValue.W;
                                                     /* Master Channel */
                                                     switch (SetupPacket.wValue.WB.H) {
*/
                                                      case AUDIO_MUTE_CONTROL:
                                                        switch (SetupPacket.bRequest) {
                                                        case AUDIO_REQUEST_SET_CUR:
 if (SetupPacket.wIndex.W == 0x0200) {
   /* Feature Unit: Interface = 0, ID = 2 */
                                                           Mute = EPOBuf[0];
   if (SetupPacket.wValue.WB.L == 0) {
                                                           return (TRUE);
    /* Master Channel */
    switch (SetupPacket.wValue.WB.H) {
                                                        break;
      case AUDIO_MUTE_CONTROL:
                                                       case AUDIO VOLUME CONTROL:
       switch (SetupPacket.bRequest) {
                                                        switch (SetupPacket.bRequest) {
        case AUDIO_REQUEST_GET_CUR:
                                                         case AUDIO_REQUEST_SET_CUR:
          EP0Buf[0] = Mute;
                                                           VolCur = *((__packed uint16_t
          return (TRUE);
                                                              *)EPOBuf);
                                                           return (TRUE);
       break;
      case AUDIO_VOLUME_CONTROL:
                                                        break;
       switch (SetupPacket.bRequest) {
                                                     }
        case AUDIO_REQUEST_GET_CUR:
                                                   }
          *((__packed uint16_t *)EP0Buf) =
                                                  }
                                                  return (FALSE); /* Not Supported */
             VolCur;
          return (TRUE);
                                                 }
         case AUDIO_REQUEST_GET_MIN:
          *((__packed uint16_t *)EP0Buf) =
              VolMin;
          return (TRUE);
                                                  * Audio Device Class EndPoint Get Request
         case AUDIO_REQUEST_GET_MAX:
                                                    Callback
          *((__packed uint16_t *)EP0Buf) =
                                                 * Called automatically on ADC EndPoint Get
              VolMax;
          return (TRUE);
                                                  * Parameters: None (global SetupPacket and
         case AUDIO_REQUEST_GET_RES:
                                                     EP0Buf)
          *((__packed uint16_t *)EP0Buf) =
                                                 * Return Value: TRUE - Success, FALSE -
              VolRes;
                                                     Error
                                                 */
          return (TRUE);
       break:
                                                 uint32_t ADC_EP_GetRequest (void) {
    }
   }
                                                 EndPoint = SetupPacket.wIndex.WB.L;
 return (FALSE); /* Not Supported */
                                                 Request = SetupPacket.bRequest;
```

```
Value = SetupPacket.wValue.W;
 return (FALSE); /* Not Supported */
* Audio Device Class EndPoint Set Request
   Callback
* Called automatically on ADC EndPoint Set
  Parameters: None (global SetupPacket and
   Return Value: TRUE - Success, FALSE -
uint32_t ADC_EP_SetRequest (void) {
EndPoint = SetupPacket.wIndex.WB.L;
 Request = SetupPacket.bRequest;
 Value = SetupPacket.wValue.W;
 return (FALSE); /* Not Supported */
```

## T. adcuser.h

```
__ #include "LPC17xx.h"
* USB-Kernel
*-----#include-"stdint.h"------
  Name: ADCUSER.H
   Purpose: Audio Device Class Custom User #include "usbcfg.h"
  Definitions
  Version: V1.10
*-----#include-"usbaudio-h"------
   This software is supplied "AS IS"
   without any warranties, express,
    implied or statutory, including but not #include "KBD.h"
  limited to the implied
   warranties of fitness for purpose,
  satisfactory quality and
  noninfringement. Keil extends you a royalty-free right to reproduce
   and distribute executable files created extern uint32_t SystemCoreClock;
   using this software for use
   on Philips LPC2xxx microcontroller
   devices only. Nothing else gives
   you the right to use this software.
  Copyright (c) 2005-2006 Keil Software.
#ifndef __ADCUSER_H__
#define __ADCUSER_H__
/* Audio Device Class Requests Callback
 Functions */
extern uint32_t ADC_IF_GetRequest (void);
extern uint32_t ADC_IF_SetRequest (void);
extern uint32_t ADC_EP_GetRequest (void);
```

```
extern uint32_t ADC_EP_SetRequest (void);
 #endif /* __ADCUSER_H__ */
```

## U. usbdmain.c

```
/*-----
* Name: usbmain.c
* Purpose: USB Audio Class Demo
* Version: V1.20
    This software is supplied "AS IS"
    without any warranties, express,
implied or statutory, including but not
   limited to the implied
    warranties of fitness for purpose,
   satisfactory quality and
 * noninfringement. Keil extends you a
   royalty-free right to reproduce
* and distribute executable files created
  using this software for use
* on NXP Semiconductors LPC microcontroller devices only. Nothing else
    gives you the right to use this
   software.
 * Copyright (c) 2009 Keil - An ARM Company.
   All rights reserved.
```

/\* LPC17xx

```
----definitions-*/----
                                        #include "type.h"
                                       #include "usb.h"
                                      #include "usbhw.h"
                                         #include "usbcore.h"
                                         // include KBD input to exit
                                        // include LCD and pic for audio screen
                                      #include "GLCD.h"
                                       #include "MP3_player.c"
                                       extern void SystemCoreClockUpdate(void);
                                         uint8_t Mute;
                                         State */
                                                                      /* Volume
                                         uint32_t Volume;
                                         Level */
                                        #if USB_DMA
*-----uint32_t-*InfoBuf-=-(uint32_t/*) (DMA_BUF_ADR);
                                         short *DataBuf = (short *) (DMA_BUF_ADR +
                                           4*P_C);
                                         #else
                                         #else
uint32_t InfoBuf[P_C];
                                                                    /* Data
                                         short DataBuf[B_S];
                                         Buffer */
                                       #endif
                                       uint16_t DataOut;
                                                                       /* Data
                                        Out Index */
```

```
uint16_t DataIn;
                              /* Data
                                              DataOut &= B_S - 1;
  In Index */
                                                                         /* Adjust
                                                Buffer Out Index */
                                              if (val < 0) VUM -= val;</pre>
uint8_t DataRun;
                               /* Data
                                                                         /*
  Stream Run State */
                                                Accumulate Neg Value */
                               /*
                                              else VUM += val;
uint16_t PotVal;
  Potenciometer Value */
                                                Accumulate Pos Value */
                               /* VU
uint32_t VUM;
                                              val *= Volume;
                                                                         /* Apply
  Meter */
                                                Volume Level */
                               /* Time
uint32_t Tick;
                                              val >>= 16;
                                                                        /* Adjust
  Tick */
                                                Value */
                                              val += 0x8000;
                                                                        /* Add Bias
                                                */
                                              val &= 0xFFFF;
                                                                        /* Mask
// initialize USB Audio Screen:
void init_usb_screen(void){
                                                Value */
 GLCD_Clear(White);
                                             } else {
 GLCD_Bitmap(20, 0, 23, 240, (unsigned
                                             val = 0x8000;
                                                                        /* DAC
    char*)MP3_SPLASH_pixel_data);
                                                Middle Point */
}
                                             if (Mute) {
                                             val = 0x8000;
                                                                        /* DAC
* Get Potenciometer Value
                                                Middle Point */
*/
void get_potval (void) {
                                             LPC_DAC->CR = val & 0xFFC0; /* Set Speaker
 uint32_t val;
                                               Output */
 LPC_ADC->CR \mid= 0x01000000; /* Start A/D
   Conversion */
                                             if ((Tick++ & 0x03FF) == 0) { /* On every
 do {
                                                1024th Tick */
                     /* Read A/D
 val = LPC_ADC->GDR;
                                              get_potval();
                                                                         /* Get
    Data Register */
                                                Potenciometer Value */
 } while ((val & 0x80000000) == 0); /* Wait
                                              if (VolCur == 0x8000) {
                                                                        /* Check for
                                                 Minimum Level */
   for end of A/D Conversion */
 LPC_ADC->CR &= ~0x01000000; /* Stop A/D
                                              Volume = 0;
                                                                        /* No Sound
   Conversion */
                                                */
 PotVal = ((val >> 8) \& 0xF8) + /* Extract
                                              } else {
   Potenciometer Value */
                                               Volume = VolCur * PotVal; /* Chained
      ((val >> 7) & 0x08);
                                                 Volume Level */
                                              val = VUM >> 20:
                                                                        /* Scale
                                                Accumulated Value */
                                              VUM = 0;
                                                                         /* Clear VUM
* Timer Counter 0 Interrupt Service Routine
* executed each 31.25us (32kHz frequency)
                                              if (val > 7) val = 7;
                                                                        /* Limit
                                                Value */
void TIMERO_IRQHandler(void)
                                             LPC\_TIMO -> IR = 1;
                                                                        /* Clear
 long val;
                                               Interrupt Flag */
 uint32_t cnt;
                                             // If I were to redo this project, I would
                            /* Data
                                                check for KBD input over here and
 if (DataRun) {
    Stream is running */
                                             // then issue a hardware interrupt in order
  to allow for interrupting usb audio
     Sample */
  cnt = (DataIn - DataOut) & (B_S - 1); /*
                                           }
     Buffer Data Count */
  if (cnt == (B_S - P_C*P_S)) { /* Too much
                                           // suspend audio
     Data in Buffer */
                                           void suspendUsbAudio(void){
                            /* Skip one
   DataOut++;
                                            USB_Suspend();
      Sample */
                             /* Still
  if (cnt > (P_C*P_S)) {
                                           /******************
     enough Data in Buffer */
                                           ** Main Function usbAudio()
   DataOut++;
                                           *************
                             /* Update
      Data Out Index */
                                           int usbAudio(void)
```

```
//USB_Connect (FALSE);
volatile uint32_t pclkdiv, pclk;
init_usb_screen();
/* SystemCoreClockUpdate() updates the
                                                 return 1;
  SystemCoreClock variable */
SystemCoreClockUpdate();
LPC_PINCON->PINSEL1
   \&=^{\sim} ((0x03 << 18) | (0x03 << 20));
/* P0.25, A0.0, function 01, P0.26 AOUT,
   function 10 */
LPC_PINCON->PINSEL1 |=
   ((0x01 << 18) | (0x02 << 20));
/* Enable CLOCK into ADC controller */
LPC\_SC->PCONP \mid = (1 << 12);
LPC_ADC->CR = 0x00200E04; /* ADC: 10-bit
  AIN2 @ 4MHz */
LPC_DAC \rightarrow CR = 0x00008000; /* DAC Output set
   to Middle Point */
/* By default, the PCLKSELx value is zero,
   thus, the PCLK for
all the peripherals is 1/4 of the
   SystemCoreClock. */
/* Bit 2~3 is for TIMER0 */
pclkdiv = (LPC_SC->PCLKSEL0 >> 2) & 0x03;
switch ( pclkdiv )
{
case 0x00:
default:
 pclk = SystemCoreClock/4;
break;
case 0x01:
 pclk = SystemCoreClock;
break:
case 0x02:
 pclk = SystemCoreClock/2;
break;
case 0x03:
 pclk = SystemCoreClock/8;
break;
LPC_TIMO->MRO = pclk/DATA_FREQ - 1; /* TCO
  Match Value 0 */
                      /* TCO Interrupt and
LPC_TIMO -> MCR = 3;
   Reset on MR0 */
LPC_TIMO->TCR = 1; /* TCO Enable */
NVIC_EnableIRQ(TIMERO_IRQn);
USB_Connect(TRUE); /* USB Connect */
/***** The main Function is an endless
  loop ********/
while(1){
  int kbd = get_button();
                                                  turn
  if(kbd == KBD_LEFT) {
    USB_Connect (FALSE);
    //LPC_USB -> DevIntEn = 1;
    //LPC\_SC->PCONP \mid = (1UL << 31);
    break;
   }
}
```

```
//USB_Suspend();
//USB_Reset();
/*****************
          End Of File
***********
```

## V. usbdmain.h

```
#include "LPC17xx.h"
                                /* LPC17xx
  definitions */
#include "type.h"
#include "stdint.h"
#include "usb.h"
#include "usbcfg.h"
#include "usbhw.h"
#include "usbcore.h"
#include "usbaudio.h"
extern void SystemCoreClockUpdate(void);
extern uint32_t SystemCoreClock;
int usbAudio(void);
void suspendUsbAudio(void);
```

## W. game.c

```
#include "stdio.h"
#include "stdlib.h"
#include "LPC17xx.h"
#include "KBD.h"
#include "GLCD.h"
#include "LED.h"
/* A basic snake game, with or without
   borders, taken from
   https://github.com/mfoee/MCB1700
#define DELAY_2N 20
int xpos; //horizontal position
int ypos; //vertical position
int size; //size of the body
int direct = 0; //current direction
int prev_direct = 0; //previous direction
int joystick_val = 0; //current joystick val
int joystick_prev_val = KBD_RIGHT; //previous
   joystick val
char str[20], str1[20], str2[20], str3[20];
int snake[100][2]; //snake coordinates.
int delx, dely; //used to figure out where to
int speed; //how fast the snake will move
int xfood, yfood; //food coordinates
int tempx, tempy; \// for the point at which
   the body turns
int collision = 0;
int border = 0;
int score = 0;
int exit_game = 0;
```

```
void food(){
  int i;
                                                       //collision to wall
  xfood = rand()%9;
                                                       if(border == 1) {
  yfood = rand()%20;
                                                         //check right wall
  for (i=0; i < size; i++) {</pre>
                                                         if(snake[0][1] == 19 && snake[1][1] == 18)
    if(xfood == snake[i][0])
                                                            collision = 1;
       if(yfood == snake[i][1])
                                                          //check left wall
                                                         if(snake[0][1] == 0 && snake[1][1] == 1)
         food();
                                                           collision = 1;
  GLCD_DisplayChar(xfood, yfood, 1, 0x81);
                                                         //check bottom wall
                                                         if(snake[0][0] == 9 \&\& snake[1][0] == 8)
                                                            collision = 1;
void gameDelay (int count) {
                                                         //check top wall
                                                         if(snake[0][0] == 0 && snake[1][0] == 1)
  count <<= DELAY_2N;</pre>
  while(count--);
                                                            collision = 1;
                                                    }
void setbody(){
  int i; //counting
                                                    void updatebody(){
                                                       int i;
  for (i=0; i < size; i++) {</pre>
                                                       if(direct == 0){//move right
    switch(direct) {
                                                         for(i=size;i>0;i--){
                                                            if(i -1 == 0){
       case 0://right
         snake[i][0] = xpos;
                                                              snake[0][1] = ypos;
         snake[i][1] = ypos-i;
                                                              snake[0][0] = xpos;
         break;
                                                            }else{
       case 1://left
                                                              GLCD_DisplayChar(snake[i-1][0], snake[i-1][1], 1,
         snake[i][0] = xpos;
         snake[i][1] = ypos+i;
                                                              snake[i-1][1] = snake[i-2][1];
         break;
                                                              snake[i-1][0] = snake[i-2][0];
       case 2://down
         snake[i][0] = xpos+i;
         snake[i][1] = ypos;
                                                         for (i=1; i < size; i++) {</pre>
                                                            GLCD_DisplayChar(snake[0][0], snake[0][1], 1, 0x8B);
         break;
       case 3://up
                                                            GLCD_DisplayChar(snake[i][0], snake[i][1], 1, 0x82);
         snake[i][0] = xpos-1;
         snake[i][1] = ypos;
                                                         gameDelay(speed);
                                                       }else if(direct == 1){//move left
                                                         for (i=size; i>0; i--) {
    }
  }
                                                            if(i -1 == 0){
                                                              snake[0][1] = ypos;
                                                              snake[0][0] = xpos;
void addbody() {
                                                            }else{
 int n=1;
                                                              GLCD_DisplayChar(snake[i-1][0], snake[i-1][1], 1,
  size++;
  score = score + 2*n;
                                                              snake[i-1][1] = snake[i-2][1];
  if (speed != 0)
                                                              snake[i-1][0] = snake[i-2][0];
    speed--;
  n++;
                                                          for (i=1; i < size; i++) {</pre>
                                                            GLCD_DisplayChar(snake[0][0], snake[0][1], 1, 0x89);
void check(){
                                                            GLCD_DisplayChar(snake[i][0], snake[i][1], 1, 0x82);
  int i;
                                                         gameDelay(speed);
  //food check
                                                       }else if(direct == 2){//move down
  if(xfood == snake[0][0])
                                                         for (i=size; i>0; i--) {
    if(yfood == snake[0][1]){
                                                            if(i -1 == 0){
       addbody();
                                                              snake[0][1] = ypos;
       food();
                                                              snake[0][0] = xpos;
                                                            }else{
                                                              GLCD_DisplayChar(snake[i-1][0], snake[i-1][1], 1,
  //tail collision check
  for (i=1; i < size; i++) {</pre>
                                                              snake[i-1][1] = snake[i-2][1];
    if(snake[0][0] == snake[i][0])
                                                              snake[i-1][0] = snake[i-2][0];
       if(snake[0][1] == snake[i][1])
                                                         }
         collision = 1;
```

```
for (i=1; i < size; i++) {</pre>
                                                           break:
       GLCD_DisplayChar(snake[0][0], snake[0][1], 1, 0x87dase KBD_RIGHT:
       GLCD_DisplayChar(snake[i][0],snake[i][1],1,0x82);if (joystick_prev_val == KBD_UP ||
                                                                joystick_prev_val == KBD_DOWN) {
    gameDelay(speed);
                                                              ypos++;
                                                              if (ypos > 20 ) {
  }else if(direct == 3){//move up
    for (i=size; i>0; i--) {
                                                                ypos = 0;
       if(i-1 == 0){
         snake[0][1] = ypos;
                                                              direct = 0;
         snake[0][0] = xpos;
                                                              prev_direct = direct;
                                                              joystick_prev_val = joystick_val;
         GLCD_DisplayChar(snake[i-1][0], snake[i-1][1],1,' updatebody();
         snake[i-1][1] = snake[i-2][1];
                                                           break:
         snake[i-1][0] = snake[i-2][0];
                                                         case KBD_SELECT:
                                                            exit_qame = 1;
                                                           collision = 1;
     for(i=1;i<size;i++) {</pre>
       GLCD_DisplayChar(snake[0][0], snake[0][1], 1, 0x85default:
       GLCD_DisplayChar(snake[i][0], snake[i][1], 1, 0x82); switch(direct) {
                                                              case 0://right
    gameDelay(speed);
                                                                ypos++;
                                                                 if (ypos > 20) {
  check();
                                                                   ypos = 0;
                                                                updatebody();
void direction(int joyval){
                                                                check();
                                                                break:
                                                              case 1://left
  switch(joyval) {
    case KBD_UP:
                                                                ypos--;
       if (joystick_prev_val == KBD_LEFT ||
                                                                if (ypos < 0) {
           joystick_prev_val == KBD_RIGHT) {
                                                                   ypos = 20;
         xpos--;
         if (xpos < 0) {
                                                                updatebody();
            xpos = 9;
                                                                check();
         1
                                                                break;
         direct = 3;
                                                              case 2://down
         prev_direct = direct;
                                                                xpos++;
         joystick_prev_val = joystick_val;
                                                                if (xpos > 9) {
         updatebody();
                                                                   xpos = 0;
       break;
                                                                updatebody();
    case KBD_DOWN:
                                                                check();
       if (joystick_prev_val == KBD_LEFT ||
                                                                break;
           joystick_prev_val == KBD_RIGHT) {
                                                              case 3://up
         xpos++;
                                                                xpos--;
                                                                if (xpos < 0) {</pre>
         if (xpos > 9) {
           xpos = 0;
                                                                   xpos = 9;
                                                                updatebody();
         direct = 2;
         prev_direct = direct;
                                                                check();
         joystick_prev_val = joystick_val;
                                                                break;
         updatebody();
       }
                                                           break;
       break;
    case KBD_LEFT:
       if (joystick_prev_val == KBD_UP ||
                                                    void clearsnake() {
           joystick_prev_val == KBD_DOWN) {
                                                       int i;
         ypos--;
         if (ypos < 0) {
                                                       for (i=0; i < size; i++) {</pre>
            ypos = 20;
                                                         snake[i][0]=1;
                                                         snake[i][1]=1;
         direct = 1;
         prev direct = direct;
                                                    }
         joystick_prev_val = joystick_val;
         updatebody();
                                                    int game(){
       }
                                                       int joy_difficulty, joy_try;
```

```
int mode, modesel;
                                                       food();
  int highscore=0;
  int gameover, tryagain;
                                                       while(collision == 0) {
  char scores[54];
                                                          joystick_val = get_button();
// char fd[20];
                                                          direction(joystick_val);
  int done=0;
                                                          sprintf(str, " score:[%d]", score);
                                                         GLCD_DisplayString(0,0,0,(unsigned
  GLCD_Init();
                                                             char *)str);
  KBD_Init();
  LED_Init();
                                                       if(collision == 1){
  while(!done){
                                                          GLCD_Clear(Red);
    modesel = 1;
                                                          GLCD_SetBackColor(Red);
    mode = 1;
                                                          GLCD_SetTextColor(White);
    tryagain = 1;
                                                          if (score>=highscore)
    direct = 0;
                                                              highscore = score;
                                                          sprintf(scores," [SCORE: %d]
    prev_direct = 0;
    joystick_val = 0;
                                                             SCORE: %d]",score,highscore);
    joystick_prev_val = KBD_RIGHT;
                                                          GLCD_DisplayString(0,0,0,(unsigned
    speed = 15;
                                                             char *)scores);
    size = 2;
                                                          GLCD_DisplayString(2,0,1," GAME OVER
    xpos = 5;
                                                             ");
    ypos = 10;
                                                          GLCD_DisplayString(7,0,1,"Wanna try
    GLCD_Clear(Black);
                                                             again? :P ");
    GLCD_SetBackColor(Black);
                                                          GLCD_DisplayString(8,0,1," --> YES");
                                                         GLCD_DisplayString(9,0,1," NO ");
    GLCD_SetTextColor(Green);
    GLCD_DisplayString(2,0,1,"Select Border
                                                          gameover = 0;
       mode: ");
                                                         while(gameover == 0) {
    GLCD_DisplayString(4,0,1,"--> ON
                                                            joy_try = get_button();
    GLCD_DisplayString(5,0,1," OFF
                                                            switch(joy_try){
    GLCD_DisplayString(29,0,0," press
                                                              case KBD_DOWN:
        joystick to select the mode, left to
                                                                 GLCD_DisplayString(8,0,1," YES");
        exit ");
                                                                 GLCD_DisplayString(9,0,1," -->
                                                                    NO ");
    while (modesel == 1) {
                                                                tryagain = 0;
       joy_difficulty = get_button();
                                                                break;
      switch(joy_difficulty){
                                                              case KBD UP:
         case KBD_DOWN:
                                                                 GLCD_DisplayString(8,0,1," -->
           GLCD_DisplayString(4,0,1," ON
                                                                    YES");
                                                                GLCD_DisplayString(9,0,1," NO ");
               ");
           GLCD_DisplayString(5,0,1,"--> OFF
                                                                tryagain = 1;
               ");
                                                                break;
           mode = 2;
                                                              case KBD_SELECT:
                                                                if(tryagain == 0){
           break;
         case KBD UP:
                                                                   GLCD_Clear(White);
           GLCD_DisplayString(4,0,1,"--> ON
                                                                   done =1;
                                                                   return 0;
           GLCD_DisplayString(5,0,1," OFF
               ");
                                                                 if(tryagain == 1){
           mode = 1;
                                                                   gameover = 1;
           break;
                                                                   collision = 0;
         case KBD_SELECT:
                                                                   border = 0;
           if(mode == 1)
                                                                   clearsnake();
             border = 1;
           if(mode == 2)
                                                                break;
             border = 0;
                                                              case KBD_LEFT:
           modesel = 0;
                                                                done = 1;
                                                                gameover = 1;
           GLCD_Clear(White);
           GLCD_SetBackColor(White);
                                                                break;
           GLCD_SetTextColor(Black);
           break;
         case KBD_LEFT:
           return 0;
                                                       gameDelay(5);
      }
    }
                                                     return 0;
                                                   }
    setbody();
```

```
X. game.h
                                       typedef enum IRQn
                                       /***** Cortex-M3 Processor Exceptions
#ifndef __game_h
                                         Numbers
#define ___game_h
                                        NonMaskableInt_IRQn = -14, /*! < 2 Non
extern int game();
                                         Maskable Interrupt
                                        Maskable Interrupt */ MemoryManagement_IRQn = -12, /*!< 4
extern void gameDelay();
                                          Cortex-M3 Memory Management Interrupt */
#endif
                                        BusFault_IRQn = -11, /*! < 5
                                         Cortex-M3 Bus Fault Interrupt
                                        UsageFault_IRQn = -10, /*! < 6
              Y. LPC17xx.h
                                         Cortex-M3 Usage Fault Interrupt */
                                        SVCall_IRQn = -5, /*! < 11
/**************
                                       *****E®xtex*M3*SV*Eall*Interrupt */
                                        * @file: LPC17xx.h
* @purpose: CMSIS Cortex-M3 Core Peripheral
   Access Layer Header File for
                                        PendSV_IRQn = -2, /*! < 14
                                        Cortex-M3 Pend SV Interrupt */
  NXP LPC17xx Device Series
* @version: V1.10
                                        SysTick_IRQn = -1, /*! < 15
* @date: 24. September 2010
                                        Cortex-M3 System Tick Interrupt */
                                         ______
                                       /***** LPC17xx Specific Interrupt Numbers
                                         ********
* @note
* Copyright (C) 2010 ARM Limited. All rights
                                        WDT_IRQn = 0, /*! <
   reserved.
                                         Watchdog Timer Interrupt
                                        TIMERO_IRQn = 1,
                                                                 /*!< Timer0
* @par
                                          Interrupt
                                                                 */
* ARM Limited (ARM) is supplying this
                                                         = 2,
                                                                 /*!< Timer1
                                        TIMER1_IRQn
  software for use with Cortex-M3
                                         Interrupt
                                                         = 3,
                                       TIMER2_IRQn
* processor based microcontrollers. This
                                                                 /*!< Timer2
  file can be freely distributed
                                                                  */
                                         Interrupt
* within development tools that are
                                                          = 4,
                                        TIMER3_IRQn
                                                                 /*!< Timer3
   supporting such ARM based processors.
                                         Interrupt
                                                                 /*!< UART0
                                        UARTO_IRQn
* @par
                                         Interrupt
                                                                  */
* THIS SOFTWARE IS PROVIDED "AS IS". NO
                                        UART1 IROn
                                                         = 6,
                                                                 /*!< UART1
   WARRANTIES, WHETHER EXPRESS, IMPLIED
                                         Interrupt
                                                                 /*!< UART2
* OR STATUTORY, INCLUDING, BUT NOT LIMITED
                                        UART2_IRQn
   TO, IMPLIED WARRANTIES OF
                                          Interrupt
                                                                  * /
* MERCHANTABILITY AND FITNESS FOR A
                                                         = 8,
                                        UART3_IRQn
                                                                 /*!< UART3
   PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
                                         Interrupt
                                                                   */
                                                         = 9,
* ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE
                                        PWM1_IRQn
                                                                 /*!< PWM1
   LIABLE FOR SPECIAL, INCIDENTAL, OR
                                         Interrupt
                                                                   */
                                                        = 10,
                                                                 /*!< I2C0
* CONSEQUENTIAL DAMAGES, FOR ANY REASON
                                        I2CO_IRQn
  WHATSOEVER.
                                          Interrupt
                                                                   */
                                                         = 11,
                                        I2C1_IRQn
                                                                 /*!< I2C1
***********
                                        = 12,
                                        I2C2_IRQn
                                                                 /*!< I2C2
                                          Interrupt
                                                                   */
                                                         = 13,
#ifndef __LPC17xx_H__
                                        SPI_IRQn
                                                                 /*!< SPI
#define __LPC17xx_H__
                                          Interrupt
                                                         = 14,
                                                                 /*!< SSP0
                                        SSP0_IRQn
/*
                                                                   */
                                         Interrupt
                                        SSP1_IRQn
                                                                 /*!< SSP1
   */
                                        PLLO_IRQn = 16,
* ----- Interrupt Number Definition
                                                                  /*!< PI.I.0
                                         Lock (Main PLL) Interrupt
                                                                  */
                                        RTC_IRQn = 17,
                                                                 /*!< Real
                                        ----Time Clock Interrupt
                                        EINTO_IRQn = 18,
                                                                 / * ! <
                                         External Interrupt 0 Interrupt
/** @addtogroup LPC17xx_System
                                        EINT1_IRQn = 19, /*! <
                                          External Interrupt 1 Interrupt
* @ {
*/
                                        EINT2_IRQn = 20, /*! <
                                          External Interrupt 2 Interrupt
```

/\*\* @brief IRQ interrupt source definition \*/

```
EINT3_IRQn = 21, /*!<
External Interrupt 3 Interrupt */
                                      /** @brief System Control (SC) register
                                       structure definition */
                                      typedef struct
 ADC_IRQn = 22, /*! < A/D
   Converter Interrupt
                          */
                         /*!<
                                       __IO uint32_t FLASHCFG; /*!< Offset:
 BOD IROn
                  = 23,
                                        0x000 (R/W) Flash Accelerator
   Brown-Out Detect Interrupt
 USB_IRQn = 24,
                          /*!< USB
                                         Configuration Register */
   Interrupt
                           */
                                          uint32_t RESERVED0[31];
                  = 25,
                         /*!< CAN
                                       __IO uint32_t PLL0CON;
                                                               /*!< Offset:
 CAN_IRQn
 Interrupt
DMA_IRQn
                                         0x080 (R/W) PLL0 Control Register */
                           */
                 = 26,  /*!< General rrupt  */
                                       __IO uint32_t PLLOCFG; /*!< Offset:
                                        0x084 (R/W) PLLO Configuration Register
   Purpose DMA Interrupt
 I2S_IRQn = 27, /*! < I2S
                                         */
                         */
                                       __I uint32_t PLLOSTAT; /*!< Offset:
   Interrupt
           = 28, /*!<
                                        0x088 (R/ ) PLLO Status Register */
 ENET IROn
 Ethernet Interrupt
RIT_IRQn = 29, /*!<</pre>
                                       __O uint32_t PLLOFEED; /*!< Offset:
                                       0x08C (/W) PLLO Feed Register */
uint32_t RESERVED1[4];
__IO uint32_t PLL1CON; /*!< Offset:
  Repetitive Interrupt Timer Interrupt */
 MCPWM\_IRQn = 30, /*! < Motor
 Control PWM Interrupt */
QEI_IRQn = 31, /*!<
                                        0x0A0 (R/W) PLL1 Control Register */
                                       __IO uint32_t PLL1CFG; /*!< Offset:
                                       0x0A4 (R/W) PLL1 Configuration Register
  Quadrature Encoder Interface Interrupt */
 PLL1_IRQn = 32, /*! < PLL1
                                         */
 Lock (USB PLL) Interrupt */
USBActivity_IRQn = 33, /*!< USB
                                       __I uint32_t PLL1STAT;
                                                               /*!< Offset:
                                         0x0A8 (R/ ) PLL1 Status Register */
   Activity Interrupt(For wakeup only) */
                                       __O uint32_t PLL1FEED; /*!< Offset:
 CANActivity_IRQn = 34 /*!< CAN
                                         0x0AC ( /W) PLL1 Feed Register */
                                         uint32_t RESERVED2[4];
   Activity Interrupt (For wakeup only) */
                                       __IO uint32_t PCON;
                                                                /*!< Offset:
} IRQn_Type;
                                          0x0C0 (R/W) Power Control Register */
                                       __IO uint32_t PCONP; /*!< Offset:
                                         0 \times 0 \times 4 (R/W) Power Control for
/*
                                          Peripherals Register */
     __IO uint32_t CCLKCFG; /*!< Offset:
 ----- Processor and Core Peripheral
                                         0x104 (R/W) CPU Clock Configure Register
   Section -----
                                          */
   0x108 (R/W) USB Clock Configure Register
                                       __IO uint32_t CLKSRCSEL; /*!< Offset:
/* Configuration of the Cortex-M3 Processor
                                        0x10C (R/W) Clock Source Select Register
  and Core Peripherals */
#define __MPU_PRESENT 1
                         /*!< MPU
                         */
___IO uint32_t CANSLEEPCLR;
                                                               /*!< Offset:
                                         0x110 (R/W) CAN Sleep Clear Register */
                                       ___IO uint32_t CANWAKEFLAGS; /*!< Offset:
  of Bits used for Priority Levels */
#define ___Vendor_SysTickConfig 0 /*!< Set to</pre>
                                         0x114 (R/W) CAN Wake-up Flags Register */
                                          uint32_t RESERVED4[10];
  1 if different SysTick Config is used */
                                       ___IO uint32_t EXTINT;
                                                                /*!< Offset:
                                        0x140 (R/W) External Interrupt Flag
#include "core_cm3.h" /* Cortex-M3
                                          Register */
                                       processor and core peripherals */
#include "system_LPC17xx.h" /* System
  Header
                                          0x148 (R/W) External Interrupt Mode
                                          Register */
                                       __IO uint32_t EXTPOLAR; /*!< Offset:
/* Device Specific Peripheral
                                        Register */
registers structures */
                                          uint32_t RESERVED6[12];
0x180 (R/W) Reset Source Identification
#if defined ( ___CC_ARM )
                                          Register */
#pragma anon_unions
                                          uint32_t RESERVED7[7];
                                       #endif
                                         0x1A0 (R/W) System Controls and Status
/*---- System Control (SC)
                                          Register */
```

```
__IO uint32_t IRCTRIM; /* Clock
Dividers */
                                            __IO uint32_t PINMODE8; /* !< Offset:
                                              0x060 PIN Mode8 (R/W) */
 __IO uint32_t PCLKSELO; /*!< Offset:
                                            __IO uint32_t PINMODE9; /* !< Offset:
                                            0x064 PIN Mode9 (R/W) */
   0x1A8 (R/W) Peripheral Clock Select 0
                                            __IO uint32_t PINMODE_OD0; /* !< Offset:
    Register */
                                            0x068 Open Drain PIN Mode0 (R/W) */
 ___IO uint32_t PCLKSEL1;
                        /*!< Offset:
                                            __IO uint32_t PINMODE_OD1; /* !< Offset:
    0x1AC (R/W) Peripheral Clock Select 1
                                               0x06C Open Drain PIN Mode1 (R/W) */
    Register */
                                            __IO uint32_t PINMODE_OD2; /* !< Offset:
    uint32_t RESERVED8[4];
 0x070 Open Drain PIN Mode2 (R/W) */
                                            __IO uint32_t PINMODE_OD3; /* !< Offset:
   0x1C0 (R/W) USB Interrupt Status
    Register */
                                              0x074 Open Drain PIN Mode3 (R/W) */
 __IO uint32_t PINMODE_OD4; /* !< Offset:
   0x1C4 (R/W) DMA Request Select Register
                                              0x078 Open Drain PIN Mode4 (R/W) */
                                            __IO uint32_t I2CPADCFG; /* !< Offset:
 ___IO uint32_t CLKOUTCFG; /*!< Offset:
                                              0x07C I2C Pad Configure (R/W) */
   0x1C8 (R/W) Clock Output Configuration
                                           } LPC_PINCON_TypeDef;
    Register */
                                           /*---- General Purpose Input/Output
} LPC_SC_TypeDef;
                                              (GPIO) ----*/
                                           /** @brief General Purpose Input/Output
/*---- Pin Connect Block (PINCON)
                                            (GPIO) register structure definition */
  ----*/
                                           typedef struct
/** @brief Pin Connect Block (PINCON)
 register structure definition */
                                           union {
                                             __IO uint32_t FIODIR; /* !< Offset:
typedef struct
                                                0x00 Port direction (R/W) */
 ___IO uint32_t PINSELO; /* !< Offset:
                                             struct {
                                              ___IO uint16_t FIODIRL;
  0x000 PIN Select0 (R/W) */
 __IO uint32_t PINSEL1; /* !< Offset:
                                               __IO uint16_t FIODIRH;
   0x004 PIN Select1 (R/W) */
                                             } ;
 __IO uint32_t PINSEL2; /* !< Offset:
                                            struct {
                                             __IO uint8_t FIODIR0;
   0x008 PIN Select2 (R/W) */
                                              ___IO uint8_t FIODIR1;
 __IO uint32_t PINSEL3; /* !< Offset:
                                              __IO uint8_t FIODIR2;
__IO uint8_t FIODIR3;
   0x00C PIN Select3 (R/W) */
 __IO uint32_t PINSEL4; /* !< Offset:
                                             } ;
   0x010 PIN Select4 (R/W) */
 __IO uint32_t PINSEL5; /* !< Offset:
   0x014 PIN Select5 (R/W) */
                                            uint32_t RESERVED0[3];
 __IO uint32_t PINSEL6; /* !< Offset:
                                           union {
                                            __IO uint32_t FIOMASK; /* !< Offset:
   0x018 PIN Select6 (R/W) */
 __IO uint32_t PINSEL7; /* !< Offset:
                                               0x10 Port mask (R/W) */
   0x01C PIN Select7 (R/W) */
                                             struct {
 __IO uint32_t PINSEL8; /* !< Offset:
                                              ___IO uint16_t FIOMASKL;
                                               ___IO uint16_t FIOMASKH;
   0x020 PIN Select8 (R/W) */
 __IO uint32_t PINSEL9; /* !< Offset:
                                             } ;
   0x024 PIN Select9 (R/W) */
                                             struct {
 __IO uint32_t PINSEL10; /* !< Offset:
                                             __IO uint8_t FIOMASK0;
  0x028 PIN Select20 (R/W) */
                                              ___IO uint8_t FIOMASK1;
                                              ___IO uint8_t FIOMASK2;
    uint32_t RESERVED0[5];
 __IO uint32_t PINMODE0; /* !< Offset:
                                               ___IO uint8_t FIOMASK3;
   0x040 PIN Mode0 (R/W) */
                                             } ;
 __IO uint32_t PINMODE1; /* !< Offset:
                                            } ;
   0 \times 044 PIN Model (R/W) */
                                            union {
                                             __IO uint32_t FIOPIN; /* !< Offset:
 __IO uint32_t PINMODE2; /* !< Offset:
   0x048 PIN Mode2 (R/W) */
                                               0x14 Port value (R/W) */
 __IO uint32_t PINMODE3; /* !< Offset:
                                            struct {
   0x04C PIN Mode3 (R/W) */
                                              ___IO uint16_t FIOPINL;
                                               __IO uint16_t FIOPINH;
 __IO uint32_t PINMODE4; /* !< Offset:
   0x050 PIN Mode4 (R/W) */
 __IO uint32_t PINMODE5; /* !< Offset:
                                             struct {
                                              ___IO uint8_t FIOPIN0;
   0 \times 054 PIN Mode5 (R/W) */
                                              __IO uint8_t FIOPIN1;
 __IO uint32_t PINMODE6; /* !< Offset:
                                              ___IO uint8_t FIOPIN2;
  0x058 PIN Mode6 (R/W) */
 __IO uint32_t PINMODE7; /* !< Offset:
                                               ___IO uint8_t FIOPIN3;
   0 \times 05C PIN Mode7 (R/W) */
                                            } ;
```

```
__IO uint32_t IO2IntEnF; /*!< Offset:
 union {
  __IO uint32_t FIOSET; /* !< Offset:
                                            0x000 (R/W) GPIO Interrupt Enable
    0x18 Port output set (R/W) */
                                             Register 2 for Falling edge */
                                         } LPC_GPIOINT_TypeDef;
   ___IO uint16_t FIOSETL;
   __IO uint16_t FIOSETH;
                                         /*---- Timer (TIM)
                                         /** @brief Timer (TIM) register structure
  struct {
   ___IO uint8_t FIOSET0;
                                           definition */
   ___IO uint8_t FIOSET1;
                                         typedef struct
   ___IO uint8_t FIOSET2;
                                          __IO uint32_t IR;
   ___IO uint8_t FIOSET3;
                                                                    /*!< Offset:
  } ;
                                            0x000 (R/W) Interrupt Register */
                                          __IO uint32_t TCR; /*!< Offset:
 } ;
                                            0x004 (R/W) Timer Control Register */
 union {
  __O uint32_t FIOCLR; /* !< Offset:
                                          0x008 (R/W) Timer Counter Register */
    0x1C Port output clear (R/W) */
                                          __IO uint32_t PR; /*!< Offset:
   __O uint16_t FIOCLRL;
                                            0x00C (R/W) Prescale Register */
                                          __IO uint32_t PC; /*!< Offset:
   __O uint16_t FIOCLRH;
                                             0x010 (R/W) Prescale Counter Register */
                                          __IO uint32_t MCR; /*!< Offset:
  struct {
   __O uint8_t FIOCLR0;
                                            0x014 (R/W) Match Control Register */
   __O uint8_t FIOCLR1;
                                          __O uint8_t FIOCLR2;
                                             0x018 (R/W) Match Register 0 */
   __O uint8_t FIOCLR3;
                                                                    /*!< Offset:
                                          ___IO uint32_t MR1;
                                            0x01C (R/W) Match Register 1 */
                                          __IO uint32_t MR2; /*!< Offset:
 };
} LPC_GPIO_TypeDef;
                                            0x020 (R/W) Match Register 2 */
                                          __IO uint32_t MR3; /*!< Offset:
/** @brief General Purpose Input/Output
                                            0x024 (R/W) Match Register 3 */
                                          __IO uint32_t CCR; /*!< Offset:
  interrupt (GPIOINT) register structure
                                            0x028 (R/W) Capture Control Register */
  definition */
                                          __I uint32_t CR0; /*!< Offset:
typedef struct
                                            0x02C (R/ ) Capture Register 0 */
 __I uint32_t IntStatus; /*!< Offset:
                                          __I uint32_t CR1; /*!< Offset:
   0x000 (R/ ) GPIO overall Interrupt
                                            0x030 (R/) Capture Register */
   Status Register */
                                             uint32_t RESERVED0[2];
 __I uint32_t IO0IntStatR; /*!< Offset:
                                          ___IO uint32_t EMR;
                                                                     /*!< Offset:
   0x004 (R/ ) GPIO Interrupt Status
                                             0x03C (R/W) External Match Register */
    Register 0 for Rising edge */
                                             uint32_t RESERVED1[12];
 __I uint32_t IO0IntStatF; /*!< Offset:
                                          __IO uint32_t CTCR;
                                                                    /*!< Offset:
    0x008 (R/ ) GPIO Interrupt Status
                                             0x070 (R/W) Count Control Register */
    Register 0 for Falling edge */
                                         } LPC_TIM_TypeDef;
 __O uint32_t IO0IntClr; /*!< Offset:
   0x00C (R/W) GPIO Interrupt Clear
                                         /*---- Pulse-Width Modulation (PWM)
                                           ----*/
    Register 0 */
 __IO uint32_t IO0IntEnR; /*!< Offset:
                                         /** @brief Pulse-Width Modulation (PWM)
   0x010 (/W) GPIO Interrupt Enable
                                         register structure definition */
    Register 0 for Rising edge */
                                         typedef struct
 __IO uint32_t IO0IntEnF; /*!< Offset:
                                         {
                                          __IO uint32_t IR; /*!< Offset:
    0x014 (R/W) GPIO Interrupt Enable
    Register 0 for Falling edge */
                                            0x000 (R/W) Interrupt Register */
   uint32_t RESERVED0[3];
                                          __IO uint32_t TCR; /*!< Offset:
 __I uint32_t IO2IntStatR; /*!< Offset:
                                           0 \times 004 (R/W) Timer Control Register.
    0x000 (R/ ) GPIO Interrupt Status
                                            Register */
    Register 2 for Rising edge */
                                          ___IO uint32_t TC;
                                                                    /*!< Offset:
                                            0x008 (R/W) Timer Counter Register */
 0x000 (R/ ) GPIO Interrupt Status
                                          __IO uint32_t PR; /*!< Offset:
    Register 2 for Falling edge */
                                            0x00C (R/W) Prescale Register */
 __O uint32_t IO2IntClr; /*!< Offset:
                                          __IO uint32_t PC; /*!< Offset:
   0x000 ( /W) GPIO Interrupt Clear
                                            0x010 (R/W) Prescale Counter Register */
                                          __IO uint32_t MCR; /*!< Offset:
    Register 2 */
 __IO uint32_t IO2IntEnR; /*!< Offset:
                                          0x014 (R/W) Match Control Register */
   0x000 (R/W) GPIO Interrupt Enable
                                          __IO uint32_t MR0; /*!< Offset:
                                            0x018 (R/W) Match Register 0 */
    Register 2 for Rising edge */
```

```
___IO uint32_t MR1;
                                             __IO uint32_t ACR; /*!< Offset:
                            /*!< Offset:
    0x01C (R/W) Match Register 1 */
                                               0x020 Auto-baud Control Register (R/W) */
 __IO uint32_t MR2; /*!< Offset:
                                             __IO uint32_t ICR; /*!< Offset:
    0x020 (R/W) Match Register 2 */
                                               0 \times 024 IrDA Control Register (R/W) */
 __IO uint32_t MR3;
                            /*!< Offset:
                                             __IO uint32_t FDR; /*!< Offset:
    0x024 (R/W) Match Register 3 */
                                              0x028 Fractional Divider Register (R/W)
 __IO uint32_t CCR;
                             /*!< Offset:
    0x028 (R/W) Capture Control Register */
                                                uint32_t RESERVED2;
                                                                    /*!< Offset:
 __I uint32_t CR0; /*!< Offset:
                                             __IO uint32_t TER;
    0x02C (R/ ) Capture Register 0 */
                                               0x030 Transmit Enable Register (R/W) */
 __I uint32_t CR1;
                                            } LPC UART TypeDef;
                            /*!< Offset:
    0x030 (R/ ) Capture Register 1 */
 __I uint32_t CR2; /*!< Offset:
                                            /** @brief Universal Asynchronous Receiver
    0x034 (R/ ) Capture Register 2 */
                                               Transmitter 0 (UARTO) register structure
 __I uint32_t CR3;
                            /*!< Offset:
                                               definition */
    0x038 (R/) Capture Register 3 */
                                            typedef struct
    uint32_t RESERVED0;
 ___IO uint32_t MR4;
                             /*!< Offset:
                                            union {
                                             __I uint32_t RBR; /*!< Offset:
   0x040 (R/W) Match Register 4 */
                                             0x000 Receiver Buffer Register (R/) */
  __IO uint32_t MR5;
                             /*!< Offset:
    0x044 (R/W) Match Register 5 */
                                             __O uint32_t THR; /*!< Offset:
 ___IO uint32_t MR6;
                            /*!< Offset:
                                             0x000 Transmit Holding Register ( /W) */
    0x048 (R/W) Match Register 6 */
                                             __IO uint32_t DLL; /*!< Offset:
  __IO uint32_t PCR;
                                               0x000 Divisor Latch LSB (R/W) */
                            /*!< Offset:
    0x04C (R/W) PWM Control Register */
                                             } ;
 __IO uint32_t LER;
                            /*!< Offset:
                                             union {
    0x050 (R/W) Load Enable Register */
                                             __IO uint32_t DLM;
                                                                      /*!< Offset:
    uint32_t RESERVED1[7];
                                               0x004 Divisor Latch MSB (R/W) */
 __IO uint32_t CTCR;
                             /*!< Offset:
                                              _IO uint32_t IER; /*!< Offset:
    0x070 (R/W) Count Control Register */
                                               0x000 Interrupt Enable Register (R/W) */
} LPC_PWM_TypeDef;
                                             union {
                                             __I uint32_t IIR;
/*---- Universal Asynchronous
                                                                     /*!< Offset:
  Receiver Transmitter (UART) -----*/
                                             0x008 Interrupt ID Register (R/ ) */
                                             __O uint32_t FCR; /*!< Offset:
/** @brief Universal Asynchronous Receiver
                                               0 \times 008 FIFO Control Register ( /W) */
  Transmitter (UART) register structure
  definition */
                                             __IO uint32_t LCR;
typedef struct
                                                                     /*!< Offset:
                                                0x00C Line Control Register (R/W) */
                                             __IO uint32_t MCR; /*!< Offset:
 union {
 __I uint32_t RBR;
                        /*!< Offset:
                                               0x010 Modem control Register (R/W) */
   0x000 Receiver Buffer Register (R/) */
                                             __I uint32_t LSR; /*!< Offset:
 __O uint32_t THR; /*!< Offset:
                                                0x014 Line Status Register (R/) */
   0x000 Transmit Holding Register ( /W) */
                                             __I uint32_t MSR; /*!< Offset:
 __IO uint32_t DLL; /*!< Offset:
                                               0x018 Modem status Register (R/ ) */
                                             __IO uint32_t SCR; /*!< Offset:
   0x000 Divisor Latch LSB (R/W) */
                                               0x01C Scratch Pad Register (R/W) */
                                             __IO uint32_t ACR; /*!< Offset:
 union {
 __IO uint32_t DLM; /*!< Offset:
                                              0x020 Auto-baud Control Register (R/W) */
                                                uint32_t RESERVED0;
    0x004 Divisor Latch MSB (R/W) */
  __IO uint32_t IER; /*!< Offset:
                                             ___IO uint32_t FDR;
                                                                      /*!< Offset:
    0x004 Interrupt Enable Register (R/W) */
                                                0x028 Fractional Divider Register (R/W)
                                                */
                                                uint32_t RESERVED1;
 union {
 __I uint32_t IIR; /*!< Offset:
                                             __IO uint32_t TER; /*!< Offset:
   0x008 Interrupt ID Register (R/) */
                                                0x030 Transmit Enable Register (R/W) */
 __O uint32_t FCR; /*!< Offset:
                                                uint32_t RESERVED2[6];
    0x008 FIFO Control Register ( /W) */
                                             __IO uint32_t RS485CTRL; /*!< Offset:
                                               0x04C RS-485/EIA-485 Control Register
 };
 ___IO uint32_t LCR;
                         /*!< Offset:
                                                (R/W) */
    0 \times 00 C Line Control Register (R/W) */
                                             __IO uint32_t ADRMATCH; /*!< Offset:
    uint32_t RESERVED0;
                                                0x050 RS-485/EIA-485 address match
 __I uint32_t LSR;
                         /*!< Offset:
                                                Register (R/W) */
                                            __IO uint32_t RS485DLY;
    0x014 Line Status Register (R/) */
                                                                      /*!< Offset:
    uint32_t RESERVED1;
                                                0x054 RS-485/EIA-485 direction control
   O uint32_t SCR; /*!< Offset: delay Register 0x01C Scratch Pad Register (R/W) */ } LPC_UART1_TypeDef;
 __IO uint32_t SCR;
                                                delay Register (R/W) */
```

```
/*---- Serial Peripheral Interface
                                          0x00C (R/W) I2C Slave Address Register 0
 (SPI) ----*/
/** @brief Serial Peripheral Interface (SPI)
                                         ___IO uint32_t SCLH;
                                                                  /*!< Offset:
 register structure definition */
                                            0x010 (R/W) SCH Duty Cycle Register High
typedef struct
                                            Half Word */
                                         __IO uint32_t SCLL;
                                                                  /*!< Offset:
                          /*!< Offset:
                                           0x014 (R/W) SCL Duty Cycle Register Low
 ___IO uint32_t SPCR;
   0x000 SPI Control Register (R/W) */
                                           Half Word */
                                         __O uint32_t CONCLR;
 __I uint32_t SPSR;
                          /*!< Offset:
                                                                  /*!< Offset:
   0x004 SPI Status Register (R/) */
                                           0x018 (R/W) I2C Control Clear Register */
 __IO uint32_t SPDR; /*!< Offset:
                                         __IO uint32_t MMCTRL; /*!< Offset:
   0x008 SPI Data Register (R/W) */
                                          0 \times 01C (R/W) Monitor mode control
 __IO uint32_t SPCCR; /*!< Offset:
                                            register */
                                         __IO uint32_t ADR1; /*!< Offset:
   0x00C SPI Clock Counter Register (R/W) */
 0x020 (R/W) I2C Slave Address Register 1
                                            */
   0x01C SPI Interrupt Flag Register (R/W)
                                         ___IO uint32_t ADR2;
                                                                  /*!< Offset:
   */
                                           0x024 (R/W) I2C Slave Address Register 2
} LPC_SPI_TypeDef;
                                         /*---- Synchronous Serial
                                           0x028 (R/W) I2C Slave Address Register 3
  Communication (SSP)
                                            */
                                         __I uint32_t DATA_BUFFER;
  ----*/
                                                                  /*!< Offset:
/** @brief Synchronous Serial Communication
                                            0x02C (R/ ) Data buffer Register */
 (SSP) register structure definition */
                                         __IO uint32_t MASK0; /*!< Offset:
                                           0x030 (R/W) I2C Slave address mask
typedef struct
                                         register 0 */
__IO uint32_t MASK1;
 __IO uint32_t CRO; /*!< Offset:
                                          0x034 (R/W) I2C Slave address mask
   0 \times 000 (R/W) Control Register 0 */
 __IO uint32_t CR1; /*!< Offset:
                                         0x004 (R/W) Control Register 1 */
 __IO uint32_t DR; /*!< Offset:
                                          0x038 (R/W) I2C Slave address mask
   0x008 (R/W) Data Register */
                                         register 2 */
 __I uint32_t SR; /*!< Offset:
   0x00C (R/ ) Status Register */
                                            0x03C (R/W) I2C Slave address mask
 __IO uint32_t CPSR; /*!< Offset:
                                            register 3 */
   0x010 (R/W) Clock Prescale Register */
                                        } LPC_I2C_TypeDef;
 __IO uint32_t IMSC; /*!< Offset:
   0x014 (R/W) Interrupt Mask Set and Clear
                                        /*---- Inter IC Sound (I2S)
    Register */
                                           _____*/
 __IO uint32_t RIS;
                          /*!< Offset:
                                        /** @brief Inter IC Sound (I2S) register
    0x018 (R/W) Raw Interrupt Status
                                         structure definition */
                                        typedef struct
                 /*!< Offset:
    Register */
 ___IO uint32_t MIS;
                                         __IO uint32_t DAO; /*!< Offset:
   0x01C (R/W) Masked Interrupt Status
 0x000 (R/W) Digital Audio Output
                                            Register */
   0x020 (R/W) SSPICR Interrupt Clear
                                         ___IO uint32_t DAI;
                                                                  /*!< Offset:
                                          0x004 (R/W) Digital Audio Input Register
    Register */
 Register */
__IO uint32_t DMACR; /*!< Offset:</pre>
                                           */
                                         __O uint32_t TXFIFO;
   0x024 (R/W) DMA Control Register */
                                           0 \times 008 ( /W) Transmit FIFO */
} LPC_SSP_TypeDef;
                                         __I uint32_t RXFIFO; /*!< Offset:
/*---- Inter-Integrated Circuit
                                           0x00C (R/ ) Receive FIFO */
 (I2C) ----*/
                                         __I uint32_t STATE; /*!< Offset:
/** @brief Inter-Integrated Circuit (I2C)
                                           0x010 (R/W) Status Feedback Register */
 register structure definition */
                                         __IO uint32_t DMA1; /*!< Offset:
                                           0x014 (R/W) DMA Configuration Register 1
typedef struct
 __IO uint32_t CONSET; /*!< Offset:
                                         ___IO uint32_t DMA2;
                                                                  /*!< Offset:
                                           0x018 (R/W) DMA Configuration Register 2
   0x000 (R/W) I2C Control Set Register */
 __I uint32_t STAT; /*!< Offset:
                                            */
                                         ___IO uint32_t IRQ;
  0x004 (R/ ) I2C Status Register */
                                                                  /*!< Offset:
 __IO uint32_t DAT; /*!< Offset:
                                          0x01C (R/W) Interrupt Request Control
   0x008 (R/W) I2C Data Register */
                                            Register */
```

\_\_IO uint32\_t ADR0; /\*!< Offset:

```
__IO uint32_t TXRATE; /*!< Offset:
                                           ___IO uint32_t DOW;
                                                                     /*!< Offset:
    0x020 (R/W) Transmit reference clock
                                           0x030 (R/W) Day of Week Register */
                                           __IO uint32_t DOY; /*!< Offset:
    divider Register */
                      /*!< Offset:
                                           0x034 (R/W) Day of Year Register */
 ___IO uint32_t RXRATE;
    0x024 (R/W) Receive reference clock
                                           __IO uint32_t MONTH; /*!< Offset:
                                             0x038 (R/W) Months Register */
    divider Register */
                        /*!< Offset:
 ___IO uint32_t TXBITRATE;
                                           __IO uint32_t YEAR; /*!< Offset:
   0x028 (R/W) Transmit bit rate divider
                                             0x03C (R/W) Years Register */
                                           __IO uint32_t CALIBRATION; /*!< Offset:
    Register */
 __IO uint32_t RXBITRATE; /*!< Offset:
                                             0x040 (R/W) Calibration Value Register */
    0x02C (R/W) Receive bit rate divider
                                            IO uint32 t GPREGO; /*!< Offset:
                                              0x044 (R/W) General Purpose Register 0 */
    Register */
                    /*!< Offset:
 ___IO uint32_t TXMODE;
                                           __IO uint32_t GPREG1; /*!< Offset:
   0x030 (R/W) Transmit mode control
                                             0x048 (R/W) General Purpose Register 1 */
                                           __IO uint32_t GPREG2; /*!< Offset:
    Register */
 0x04C (R/W) General Purpose Register 2 */
                                           __IO uint32_t GPREG3; /*!< Offset:
    0x034 (R/W) Receive mode control
                                             0x050 (R/W) General Purpose Register 3 */
    Register */
} LPC_I2S_TypeDef;
                                           __IO uint32_t GPREG4; /*!< Offset:
                                             0x054 (R/W) General Purpose Register 4 */
/*---- Repetitive Interrupt Timer
                                           __IO uint32_t RTC_AUXEN; /*!< Offset:
 (RIT) ----*/
                                             0x058 (R/W) RTC Auxiliary Enable
/** @brief Repetitive Interrupt Timer (RIT)
                                              Register */
 register structure definition */
                                           ___IO uint32_t RTC_AUX;
                                                                     /*!< Offset:
typedef struct
                                              0x05C (R/W) RTC Auxiliary Control
                                              Register */
                                           __IO uint32_t ALSEC;
 __IO uint32_t RICOMPVAL;
                                                                     /*!< Offset:
 ___IO uint32_t RIMASK;
                                             0 \times 060 (R/W) Alarm value for Seconds */
                                           __IO uint32_t ALMIN; /*!< Offset:
 __IO uint32_t RICTRL;
  _IO uint32_t RICOUNTER;
                                              0x064 (R/W) Alarm value for Minutes */
                                           __IO uint32_t ALHOUR; /*!< Offset:
} LPC_RIT_TypeDef;
                                             0x068 (R/W) Alarm value for Hours */
/*---- Real-Time Clock (RTC)
                                           __IO uint32_t ALDOM; /*!< Offset:
                                           0x06C (R/W) Alarm value for Day of Month
  -----*/
/** @brief Real-Time Clock (RTC) register
                                           ___IO uint32_t ALDOW; /*!< Offset:
  structure definition */
                                             0x070 (R/W) Alarm value for Day of Week
typedef struct
                   /*!< Offset:
 ___IO uint32_t ILR;
                                           ___IO uint32_t ALDOY;
                                                                     /*!< Offset:
   0x000 (R/W) Interrupt Location Register
                                             0x074 (R/W) Alarm value for Day of Year
   */
uint32_t RESERVED0;
                                           ___IO uint32_t ALMON;
                                                                      /*!< Offset:
                           /*!< Offset:
 ___IO uint32_t CCR;
                                              0x078 (R/W) Alarm value for Months */
   0x008 (R/W) Clock Control Register */
                                           __IO uint32_t ALYEAR; /*!< Offset:
 __IO uint32_t CIIR; /*!< Offset:
                                             0x07C (R/W) Alarm value for Year */
   0x00C (R/W) Counter Increment Interrupt
                                          } LPC_RTC_TypeDef;
    Register */
 ___IO uint32_t AMR;
                                          /*---- Watchdog Timer (WDT)
                           /*!< Offset:
   0x010 (R/W) Alarm Mask Register */
                                           -----*/
 __I uint32_t CTIME0; /*!< Offset:
                                          /** @brief Watchdog Timer (WDT) register
    0x014 (R/) Consolidated Time Register 0
                                           structure definition */
                                          typedef struct
 __I uint32_t CTIME1; /*!< Offset:
                                          {
                                           __IO uint32_t MOD; /*!< Offset:
   0x018 (R/) Consolidated Time Register 1
                                             0x000 (R/W) Watchdog mode Register */
   */
 __I uint32_t CTIME2;
                          /*!< Offset:
                                           __IO uint32_t TC; /*!< Offset:
   0x01C (R/) Consolidated Time Register 2
                                            0 \times 004 (R/W) Watchdog timer constant
                                             Register */
 ___IO uint32_t SEC;
                                           __O uint32_t FEED;
                            /*!< Offset:
                                                                     /*!< Offset:
   0x020 (R/W) Seconds Counter Register */
                                             0x008 ( /W) Watchdog feed sequence
 __IO uint32_t MIN; /*!< Offset:
                                              Register */
                                           __I uint32_t TV;
   0x024 (R/W) Minutes Register */
                                                                     /*!< Offset:
 __IO uint32_t HOUR; /*!< Offset:
                                             0x00C (R/ ) Watchdog timer value
  0x028 (R/W) Hours Register */
                                             Register */
 __IO uint32_t DOM; /*!< Offset:
                                           ___IO uint32_t WDCLKSEL;
   0x02C (R/W) Day of Month Register */
                                          } LPC_WDT_TypeDef;
```

```
/*---- Analog-to-Digital Converter
                                         __O uint32_t CON_CLR; /*!< Offset:
 (ADC) ----*/
                                          0x008 ( /W) PWM Control clear address
                                          Register */
/** @brief Analog-to-Digital Converter (ADC)
                                         __I uint32_t CAPCON; /*!< Offset:
 register structure definition */
                                            0x00C (R/ ) Capture Control read address
typedef struct
                                            Register */
 __IO uint32_t CR; /*!< Offset:
                                         __O uint32_t CAPCON_SET; /*!< Offset:
   0x000 (R/W) A/D Control Register */
                                            0x010 ( /W) Capture Control set address
 __IO uint32_t GDR; /*!< Offset:
                                            Register */
                                         __O uint32_t CAPCON_CLR; /*!< Offset:
   0x004 (R/W) A/D Global Data Register */
                                           0x014 ( /W) Event Control clear address
   uint32 t RESERVED0;
 ___IO uint32_t INTEN;
                          /*!< Offset:
                                            Register */
                                         0x00C (R/W) A/D Interrupt Enable
                                           0x018 (R/W) Timer Counter Register,
    Register */
 channel 0 */
   0x010 (R/) A/D Channel # Data Register
                                            0x01C (R/W) Timer Counter Register,
   */
 __I uint32_t STAT; /*!< Offset:
                                            channel 1 */
                                         __IO uint32_t TC2; /*!< Offset:
   0x030 (R/ ) A/D Status Register */
 __IO uint32_t ADTRM; /*!< Offset:
                                           0x020 (R/W) Timer Counter Register,
   0x034 (R/W) ADC trim Register */
                                            channel 2 */
 __IO uint32_t ADCR;
                                         ___IO uint32_t LIM0;
                                                                  /*!< Offset:
                                            0x024 (R/W) Limit Register, channel 0 */
 ___IO uint32_t ADGDR;
 __IO uint32_t ADINTEN;
                                         __IO uint32_t LIM1; /*!< Offset:
 __I uint32_t ADDR0;
                                            0x028 (R/W) Limit Register, channel 1 */
 __I uint32_t ADDR1;
                                         ___IO uint32_t LIM2;
                                                                   /*!< Offset:
 __I uint32_t ADDR2;
                                            0x02C (R/W) Limit Register, channel 2 */
 __I uint32_t ADDR3;
                                         __IO uint32_t MAT0; /*!< Offset:
 __I uint32_t ADDR4;
                                           0x030 (R/W) Match Register, channel 0 */
 __I uint32_t ADDR5;
                                         __IO uint32_t MAT1; /*!< Offset:
 __I uint32_t ADDR6;
                                           0x034 (R/W) Match Register, channel 1 */
 __I uint32_t ADDR7;
                                         __IO uint32_t MAT2; /*!< Offset:
                                         0x038 (R/W) Match Register, channel 2 */
__IO uint32_t DT; /*!< Offset:
 __I uint32_t ADSTAT;
} LPC_ADC_TypeDef;
                                           0x03C (R/W) Dead time Register */
/*---- Digital-to-Analog Converter
                                         __IO uint32_t CP; /*!< Offset:
 (DAC) ----*/
                                           0x040 (R/W) Commutation Pattern Register
/** @brief Digital-to-Analog Converter (DAC)
                                            */
 register structure definition */
                                         ___IO uint32_t CAP0;
                                                                   /*!< Offset:
typedef struct
                                            0x044 (R/W) Capture Register, channel 0
                                            * /
 ___IO uint32_t CR;
                                          __IO uint32_t CAP1;
                          /*!< Offset:
                                                                   /*!< Offset:
   0x000 (R/W) D/A Converter Register */
                                            0x048 (R/W) Capture Register, channel 1
 __IO uint32_t CTRL; /*!< Offset:
  0x004 (R/W) DAC Control register */
                                          ___IO uint32_t CAP2;
                                                                   /*!< Offset:
 __IO uint32_t CNTVAL; /*!< Offset:
                                           0x04C (R/W) Capture Register, channel 2
  0x008 (R/W) DAC Counter Value Register */
                                         __IO uint32_t DACR;
                                            0x050 (R/ ) Interrupt Enable read
 __IO uint32_t DACCTRL;
                                            Register */
  _IO uint16_t DACCNTVAL;
                                         __O uint32_t INTEN_SET; /*!< Offset:
} LPC_DAC_TypeDef;
                                            0x054 ( /W) Interrupt Enable set address
                                            Register */
                                         __O uint32_t INTEN_CLR; /*!< Offset:
/*---- Motor Control Pulse-Width
 Modulation (MCPWM) ----*/
                                           0x058 ( /W) Interrupt Enable clear
                                         /** @brief Motor Control Pulse-Width
  Modulation (MCPWM) register structure
  definition */
                                            0x05C (R/) Count Control read address
                                             Register */
typedef struct
                                         __O uint32_t CNTCON_SET; /*!< Offset:
 __I uint32_t CON; /*!< Offset:
                                            0x060 ( /W) Count Control set address
   0x000 (R/ ) PWM Control read address
                                            Register */
                                         __O uint32_t CNTCON_CLR; /*!< Offset:
   Register */
                      /*!< Offset:
 __O uint32_t CON_SET;
                                           0x064 ( /W) Count Control clear address
   0x004 ( /W) PWM Control set address
                                            Register */
                                         Register */
                                            0x068 (R/ ) Interrupt flags read address
```

```
__O uint32_t SET; /*!< Offset:
   Register */
 __O uint32_t INTF_SET; /*!< Offset:
                                                0xFEC ( /W) Interrupt status set
    0x06C ( /W) Interrupt flags set address
                                                 Register */
    Register */
                                            } LPC_QEI_TypeDef;
 __O uint32_t INTF_CLR; /*!< Offset:
                                            /*---- Controller Area Network (CAN)
    0x070 ( /W) Interrupt flags clear
    address Register */
                                               ----*/
 __O uint32_t CAP_CLR;
                            /*!< Offset:
                                            /** @brief Controller Area Network Acceptance
                                               Filter RAM (CANAF_RAM) structure
    0x074 ( /W) Capture clear address
    Register */
                                               definition */
} LPC_MCPWM_TypeDef;
                                            typedef struct
                                             __IO uint32_t mask[512]; /*!< Offset:
/*---- Quadrature Encoder Interface
  (OEI) -----*/
                                               0x000 (R/W) Acceptance Filter RAM */
/** @brief Ouadrature Encoder Interface (OEI)
                                            } LPC_CANAF_RAM_TypeDef;
  register structure definition */
                                            /** @brief Controller Area Network Acceptance
typedef struct
                                               Filter(CANAF) register structure
 __O uint32_t CON; /*!< Offset:
                                              definition */
   0x000 ( /W) Control Register */
                                            typedef struct
                                                                      /* Acceptance
                                              Filter Registers */
 __I uint32_t STAT; /*!< Offset:
    0x004 (R/) Encoder Status Register */
 __IO uint32_t CONF; /*!< Offset:
                                             ___IO uint32_t AFMR;
                                                                         /*!< Offset:
    0x008 (R/W) Configuration Register */
                                                0x000 (R/W) Acceptance Filter Register */
                                             __IO uint32_t SFF_sa; /*!< Offset:
 __I uint32_t POS; /*!< Offset:
    0x00C (R/ ) Position Register */
                                                0x004 (R/W) Standard Frame Individual
 __IO uint32_t MAXPOS; /*!< Offset:
                                                Start Address Register */
                                             ___IO uint32_t SFF_GRP_sa;
   0x010 (R/W) Maximum position Register */
                                                                          /*!< Offset:
 __IO uint32_t CMPOS0; /*!< Offset:
                                               0x008 (R/W) Standard Frame Group Start
                                             Address Register */
__IO uint32_t EFF_sa;
    0x014 (R/W) Position compare Register 0
                                                                        /*!< Offset:
                     /*!< Offset:
 ___IO uint32_t CMPOS1;
                                                0x00C (R/W) Extended Frame Start Address
    0x018 (R/W) Position compare Register 1
                                                Register */
                                             __IO uint32_t EFF_GRP_sa; /*!< Offset:
                      /*!< Offset:
 __IO uint32_t CMPOS2;
                                                0x010 (R/W) Extended Frame Group Start
    0x01C (R/W) Position compare Register 2
                                                Address Register */
                                             __IO uint32_t ENDofTable; /*!< Offset:
    */
 __I uint32_t INXCNT;
                           /*!< Offset:
                                               0x014 (R/W) End of AF Tables Register */
                                             __I uint32_t LUTerrAd; /*!< Offset:
    0x020 (R/ ) Index count Register */
 __IO uint32_t INXCMP0; /*!< Offset:
                                               0 \times 018 (R/ ) LUT Error Address Register */
                                             __I uint32_t LUTerr; /*!< Offset:
    0x024 (R/W) Index compare Register 0 */
  __IO uint32_t LOAD; /*!< Offset:
                                                0x01C (R/ ) LUT Error Register */
                                             __IO uint32_t FCANIE; /*!< Offset:
    0x028 (R/W) Velocity timer reload
                                                0x020 (R/W) Global FullCANInterrupt
    Register */
 __I uint32_t TIME;
                             /*!< Offset:
                                                Enable Register */
    0x02C (R/ ) Velocity timer Register */
                                             __IO uint32_t FCANIC0;
                                                                        /*!< Offset:
 __I uint32_t VEL; /*!< Offset:
                                                0x024 (R/W) FullCAN Interrupt and
    0x030 (R/ ) Velocity counter Register */
                                             Capture Register 0 */
__IO uint32_t FCANIC1;
 __I uint32_t CAP; /*!< Offset:
                                                                         /*!< Offset:
    0x034 (R/ ) Velocity capture Register */
                                                0x028 (R/W) FullCAN Interrupt and
 __IO uint32_t VELCOMP; /*!< Offset:
                                                 Capture Register 1 */
                                            } LPC_CANAF_TypeDef;
    0x038 (R/W) Velocity compare Register */
 ___IO uint32_t FILTER;
   uint32_t RESERVED0[998];
                                            /** @brief Controller Area Network Central
 __O uint32_t IEC;
                            /*!< Offset:
                                              (CANCR) register structure definition */
                                            typedef struct
    0xFD8 ( /W) Interrupt enable clear
                                                                    /* Central
    Register */
                                              Registers
                            /*!< Offset:
 __O uint32_t IES;
                                             __I uint32_t TxSR;
    0xFDC ( /W) Interrupt enable set
                                                                        /*!< Offset:
    Register */
                                                0x000 (R/ ) CAN Central Transmit Status
                             /*!< Offset:
 ___I uint32_t INTSTAT;
                                                Register */
    0xFE0 (R/ ) Interrupt status Register */
                                             __I uint32_t RxSR;
                                                                         /*!< Offset:
 __I uint32_t IE; /*!< Offset:
                                                0x004 (R/ ) CAN Central Receive Status
   0xFE4 (R/ ) Interrupt enable Register */
                                             negister */
__I uint32_t MSR;
                                                Register */
 __O uint32_t CLR; /*!< Offset:
                                                                         /*!< Offset:
    0xFE8 ( /W) Interrupt status clear
                                                0x008 (R/ ) CAN Central Miscellaneous
    Register */
                                                 Register */
```

```
Register 3 */
} LPC_CANCR_TypeDef;
                                                                  /*!< Offset:
                                               ___IO uint32_t TDA3;
/** @brief Controller Area Network Controller
                                                 0x058 (R/W) CAN Transmit Data Register A
   (CAN) register structure definition */
                                                  3 */
typedef struct
                                               ___IO uint32_t TDB3;
                                                                           /*!< Offset:
                                                  0x05C (R/W) CAN Transmit Data Register B
   Controller Registers
                                                  3 */
                                              } LPC_CAN_TypeDef;
 ___IO uint32_t MOD;
                              /*!< Offset:
   0x000 (R/W) CAN Mode Register */
 __O uint32_t CMR; /*!< Offset:
                                             /*---- General Purpose Direct Memory
   0x004 ( /W) CAN Command Register */
                                               Access (GPDMA) -----*/
 __IO uint32_t GSR; /*!< Offset:
                                              /** @brief General Purpose Direct Memory
    0x008 (R/W) CAN Global Status Register */
                                                Access (GPDMA) register structure
 __I uint32_t ICR; /*!< Offset:
                                                definition */
    0 \times 00 \text{C} (R/ ) CAN Interrupt and Capture
                                              typedef struct
                                                                           /* Common
    Register */
                                                Registers
                                                                 */
                      /*!< Offset:
 ___IO uint32_t IER;
    0x010 (R/W) CAN Interrupt Enable
                                                                     /*!< Offset:
                                               ___I uint32_t IntStat;
    Register */
                                                 0x000 (R/ ) DMA Interrupt Status
  __IO uint32_t BTR;
                          /*!< Offset:
                                                 Register */
    0x014 (R/W) CAN Bus Timing Register */
                                               __I uint32_t IntTCStat;
                                                                           /*!< Offset:
 __IO uint32_t EWL; /*!< Offset:
                                                 0x004 (R/ ) DMA Interrupt Terminal Count
    0x018 (R/W) CAN Error Warning Limit
                                                 Request Status Register */
                                               __O uint32_t IntTCClear;
    Register */
                                                                            /*!< Offset:
 __I uint32_t SR;
                              /*!< Offset:
                                                 0x008 ( /W) DMA Interrupt Terminal Count
    0x01C (R/ ) CAN Status Register */
                                                  Request Clear Register */
 __IO uint32_t RFS; /*!< Offset:
                                               __I uint32_t IntErrStat;
                                                                           /*!< Offset:
    0x020 (R/W) CAN Receive Frame Status
                                                  0x00C (R/ ) DMA Interrupt Error Status
                                                  Register */
    Register */
                                               __O uint32_t IntErrClr;
 ___IO uint32_t RID;
                                                                          /*!< Offset:
                              /*!< Offset:
    0x024 (R/W) CAN Receive Identifier
                                                 0x010 ( /W) DMA Interrupt Error Clear
                                                  Register */
    Register */
 ___IO uint32_t RDA;
                                               __I uint32_t RawIntTCStat;
                                                                         /*!< Offset:
                              /*!< Offset:
    0x028 (R/W) CAN Receive Data Register A
                                                  0x014 (R/ ) DMA Raw Interrupt Terminal
                                                  Count Status Register */
                   /*!< Offset:
                                               __I uint32_t RawIntErrStat; /*!< Offset:
 ___IO uint32_t RDB;
    0x02C (R/W) CAN Receive Data Register B
                                                  0x018 (R/ ) DMA Raw Error Interrupt
                                                  Status Register */
    */
                                               __I uint32_t EnbldChns;
 ___IO uint32_t TFI1;
                              /*!< Offset:
                                                                       /*!< Offset:
    0x030 (R/W) CAN Transmit Frame
                                                  0x01C (R/ ) DMA Enabled Channel Register
    Information Register 1 */
                                                  * /
                                               ___IO uint32_t SoftBReg;
 ___IO uint32_t TID1;
                              /*!< Offset:
                                                                           /*!< Offset:
    0x034 (R/W) CAN Transmit Identifier
                                                  0x020 (R/W) DMA Software Burst Request
    Register 1 */
                                                  Register */
 ___IO uint32_t TDA1;
                             /*!< Offset:
                                               __IO uint32_t SoftSReq;
                                                                           /*!< Offset:
   0x038 (R/W) CAN Transmit Data Register A
                                                 0x024 (R/W) DMA Software Single Request
                                                  Register */
    1 */
                                               __IO uint32_t SoftLBReq; /*!< Offset:
 ___IO uint32_t TDB1;
                             /*!< Offset:
    0x03C (R/W) CAN Transmit Data Register B
                                                 0x028 (R/W) DMA Software Last Burst
                                                  Request Register */
    1 */
 ___IO uint32_t TFI2;
                              /*!< Offset:
                                               ___IO uint32_t SoftLSReq;
                                                                           /*!< Offset:
    0x040 (R/W) CAN Transmit Frame
                                                  0x02C (R/W) DMA Software Last Single
    Information Register 2 */
                                                  Request Register */
  __IO uint32_t TID2;
                              /*!< Offset:
                                               __IO uint32_t Config;
                                                                           /*!< Offset:
    0x044 (R/W) CAN Transmit Identifier
                                                  0x030 (R/W) DMA Configuration Register */
    Register 2 */
                                               __IO uint32_t Sync; /*!< Offset:
 ___IO uint32_t TDA2;
                      /*!< Offset:
                                                 0x034 (R/W) DMA Synchronization Register
    0x048 (R/W) CAN Transmit Data Register A
                                                  */
                                              } LPC_GPDMA_TypeDef;
    2 */
 ___IO uint32_t TDB2;
                              /*!< Offset:
    0x04C (R/W) CAN Transmit Data Register B
                                             /** @brief General Purpose Direct Memory
    2 */
                                                Access Channel (GPDMACH) register
 ___IO uint32_t TFI3;
                              /*!< Offset:
                                                structure definition */
    0x050 (R/W) CAN Transmit Frame
                                              typedef struct
                                                                           /* Channel
    Information Register 3 */
                                                 Registers
 ___IO uint32_t TID3;
                              /*!< Offset:
    0x054 (R/W) CAN Transmit Identifier
```

```
__IO uint32_t CSrcAddr; /*!< Offset:
                                              __IO uint32_t RhPortStatus1; /*!< Offset:
    0x000 (R/W) DMA Channel # Source Address
                                              0x054 (R/W) Register */
                                              ___IO uint32_t RhPortStatus2; /*!< Offset:
    Register */
                        /*!< Offset:
 ___IO uint32_t CDestAddr;
                                                0x05C (R/W) Register */
    0x004 (R/W) DMA Channel # Destination
                                                 uint32_t RESERVED0[40];
                                              __I uint32_t Module_ID;
    Address Register */
                                                                          /*!< Offset:
 __IO uint32_t CLLI;
                             /*!< Offset:
                                               0 \times 0 FC (R/ ) Module ID / Version
    0x008 (R/W) DMA Channel # Linked List
                                                  Reverence ID Register */
    Item Register */
                                                                           /* USB
 ___IO uint32_t CControl; /*!< Offset:
                                                                             On-The-Go
    0x00C (R/W) DMA Channel # Control
                                                                              Registers
    Register */
 __IO uint32_t CConfig; /*!< Offset:
                                              __I uint32_t IntSt;
                                                                          /*!< Offset:
    0x010 (R/W) DMA Channel # Configuration
                                                 0x100 (R/ ) OTG Interrupt Status
    Register */
                                                 Register */
                                              __IO uint32_t IntEn;
} LPC_GPDMACH_TypeDef;
                                                                          /*!< Offset:
                                                 0x104 (R/W) OTG Interrupt Enable
                                                 Register */
/*---- Universal Serial Bus (USB)
                                              __O uint32_t IntSet; /*!< Offset:
  ----*/
/** @brief Universal Serial Bus (USB)
                                                0x108 ( /W) OTG Interrupt Set Register */
  register structure definition */
                                              __O uint32_t IntClr; /*!< Offset:
typedef struct
                                                 0x10C ( /W) OTG Interrupt Clear Register
                                                 */
                                              __IO uint32_t StCtrl;
 __I uint32_t Revision; /*!< Offset:
                                                                         /*!< Offset:
    0x000 (R/ ) Revision Register */
                                                 0x110 (R/W) OTG Status and Control
                                                 Register */
 __IO uint32_t Control; /*!< Offset:
   0x004 (R/W) Control Register */
                                              ___IO uint32_t Tmr;
                                                                         /*!< Offset:
 __IO uint32_t CommandStatus; /*!< Offset:
                                                 0x114 (R/W) OTG Timer Register */
   0x008 (R/W) Command / Status Register */
                                                 uint32_t RESERVED1[58];
 __IO uint32_t InterruptStatus; /*!< Offset:
                                                                          /* USB Device
   0x00C (R/W) Interrupt Status Register */
                                                                             Interrupt
 ___IO uint32_t InterruptEnable; /*!< Offset:
                                                                              Registers
    0x010 (R/W) Interrupt Enable Register */
                                              __I uint32_t DevIntSt;
 __IO uint32_t InterruptDisable; /*!< Offset:
                                                                          /*!< Offset:
    0x014 (R/W) Interrupt Disable Register */
                                                 0x200 (R/ ) USB Device Interrupt Status
 ___IO uint32_t HCCA;
                                                 Register */
                     /*!< Offset:
                                              ___IO uint32_t DevIntEn; /*!< Offset:
    0x018 (R/W) Host Controller
    communication Area Register */
                                                0x204 (R/W) USB Device Interrupt Enable
 __I uint32_t PeriodCurrentED; /*!< Offset:
                                                 Register */
                                              __O uint32_t DevIntClr; /*!< Offset:
    0x01C (R/ ) Register */
 __IO uint32_t ControlHeadED; /*!< Offset:
                                                 0x208 ( /W) USB Device Interrupt Clear
    0x020 (R/W) Register */
                                                  Register */
                                              __O uint32_t DevIntSet;
 ___IO uint32_t ControlCurrentED; /*!< Offset:
                                                                         /*!< Offset:
                                                 0x20C ( /W) USB Device Interrupt Set
   0x024 (R/W) Register */
 ___IO uint32_t BulkHeadED;
                            /*!< Offset:
                                                  Register */
   0 \times 028 (R/W) Register */
                                                                          /* USB Device
 __IO uint32_t BulkCurrentED; /*!< Offset:
                                                                             SIE
   0x02C (R/W) Register */
                                                                             Command
                             /*!< Offset:</pre>
 __I uint32_t DoneHead;
                                                                              Registers
   0x030 (R/ ) Register */
 ___IO uint32_t FmInterval;
                                              __O uint32_t CmdCode;
                            /*!< Offset:
                                                                         /*!< Offset:
   0x034 (R/W) Register */
                                                 0x210 (R/W) USB Command Code Register */
                                              __I uint32_t CmdData; /*!< Offset:
                            /*!< Offset:
 __I uint32_t FmRemaining;
   0x038 (R/ ) Register */
                                                 0x214 (R/W) USB Command Data Register */
 __I uint32_t FmNumber;
                            /*!< Offset:
                                                                          /* USB Device
    0x03C (R/) Register */
                                                                             Transfer
 __IO uint32_t PeriodicStart; /*!< Offset:
                                                                              Registers
   0x040 (R/W) Register */
 ___IO uint32_t LSTreshold;
                                              __I uint32_t RxData;
                            /*!< Offset:
                                                                         /*!< Offset:
    0x044 (R/W) Register */
                                                 0x218 (R/ ) USB Receive Data Register */
                                              __O uint32_t TxData; /*!< Offset:
 ___IO uint32_t RhDescriptorA; /*!< Offset:
   0x048 (R/W) Register */
                                                 0x21C ( /W) USB Transmit Data Register */
 __IO uint32_t RhDescriptorB; /*!< Offset:
                                              __I uint32_t RxPLen; /*!< Offset:
                                                 0x220 (R/ ) USB Receive Packet Length
   0x04C (R/W) Register */
 ___IO uint32_t RhStatus;
                            /*!< Offset:
                                                 Register */
                                              __O uint32_t TxPLen;
                                                                        /*!< Offset:
   0x050 (R/W) Register */
                                                 0x224 ( /W) USB Transmit Packet Length
```

```
__I uint32_t EoTIntSt; /*!< Offset:
  Register */
                    /*!< Offset:
                                                0x2A0 (R/ ) USB End of Transfer
__IO uint32_t Ctrl;
   0x228 (R/W) USB Control Register */
                                                  Interrupt Status Register */
                                              __O uint32_t EoTIntClr; /*!< Offset:
__O uint32_t DevIntPri; /*!< Offset:
                                                 0x2A4 ( /W) USB End of Transfer
   0x22C (R/W) USB Device Interrupt
                                                  Interrupt Clear Register */
   Priority Register */
                                              __O uint32_t EoTIntSet; /*!< Offset:
                            /* USB Device
                                                 0x2A8 ( /W) USB End of Transfer
                               Endpoint
                                                 Interrupt Set Register */
                                Interrupt
                                              __I uint32_t NDDRIntSt;
                               Regs */
                                                                         /*!< Offset:
__I uint32_t EpIntSt;
                                                 0x2AC (R/ ) USB New DD Request Interrupt
                            /*!< Offset:
   0x230 (R/ ) USB Endpoint Interrupt
                                                  Status Register */
   Status Register */
                                              __O uint32_t NDDRIntClr;
                                                                          /*!< Offset:
___IO uint32_t EpIntEn;
                            /*!< Offset:
                                                 0x2B0 ( /W) USB New DD Request Interrupt
   0x234 (R/W) USB Endpoint Interrupt
                                                  Clear Register */
                                              __O uint32_t NDDRIntSet;
   Enable Register */
                                                                          /*!< Offset:
                           /*!< Offset:
__O uint32_t EpIntClr;
                                                 0x2B4 ( /W) USB New DD Request Interrupt
   0x238 ( /W) USB Endpoint Interrupt Clear
                                                  Set Register */
                                               __I uint32_t SysErrIntSt; /*!< Offset:
   Register */
__O uint32_t EpIntSet;
                           /*!< Offset:
                                                  0x2B8 (R/ ) USB System Error Interrupt
   0x23C ( /W) USB Endpoint Interrupt Set
                                                  Status Register */
   Register */
                                              __O uint32_t SysErrIntClr; /*!< Offset:
__O uint32_t EpIntPri;
                                                 0x2BC ( /W) USB System Error Interrupt
                            /*!< Offset:
   0x240 ( /W) USB Endpoint Interrupt
                                                  Clear Register */
   Priority Register */
                                              __O uint32_t SysErrIntSet; /*!< Offset:</pre>
                            /* USB Device
                                                 0x2C0 ( /W) USB System Error Interrupt
                               Endpoint
                                                  Set Register */
                                Realization
                                                  uint32_t RESERVED4[15];
                                                                           /* USB OTG I2C
                               Reg*/
__IO uint32_t ReEp;
                            /*!< Offset:
                                                                              Registers
  0x244 (R/W) USB Realize Endpoint
                                                                                  */
                                              union {
   Register */
                                              __I uint32_t I2C_RX;
__O uint32_t EpInd;
                            /*!< Offset:
                                                                           /*!< Offset:
   0x248 ( /W) USB Endpoint Index Register
                                                0x300 (R/ ) OTG I2C Receive Register */
                                               __O uint32_t I2C_TX; /*!< Offset:
                                                0x300 ( /W) OTG I2C Transmit Register */
___IO uint32_t MaxPSize;
                           /*!< Offset:
   0x24C (R/W) USB MaxPacketSize Register */
                                              __I uint32_t I2C_STS;
                            /* USB Device
                                                                          /*!< Offset:
                               DMA
                                                  0x304 (R/ ) OTG I2C Status Register */
                                              __IO uint32_t I2C_CTL; /*!< Offset:
                                Registers
                               */
                                                 0x308 (R/W) OTG I2C Control Register */
                                               __IO uint32_t I2C_CLKHI; /*!< Offset:
__I uint32_t DMARSt;
                            /*!< Offset:
   0x250 (R/ ) USB DMA Request Status
                                                  0x30C (R/W) OTG I2C Clock High Register
   Register */
                                                  */
                                              __O uint32_t I2C_CLKLO;
__O uint32_t DMARClr;
                           /*!< Offset:
                                                                           /*! < Offset:
   0x254 ( /W) USB DMA Request Clear
                                                  0x310 ( /W) OTG I2C Clock Low Register */
   Register */
                                                  uint32_t RESERVED5[824];
__O uint32_t DMARSet;
                           /*!< Offset:
                                                                           /* USB Clock
   0x258 ( /W) USB DMA Request Set Register
                                                                              Control
                                                                               Registers
   uint32_t RESERVED2[9];
___IO uint32_t UDCAH;
                            /*!< Offset:
                                              union {
  0x280 (R/W) USB UDCA Head Register */
                                               ___IO uint32_t USBClkCtrl;
                                                                           /*!< Offset:
__I uint32_t EpDMASt; /*!< Offset:
                                                 0xFF4 (R/W) OTG clock controller
  0x284 (R/ ) USB EP DMA Status Register */
                                                 Register */
__O uint32_t EpDMAEn; /*!< Offset:
                                               __IO uint32_t OTGClkCtrl; /*!< Offset:
  0x288 ( /W) USB EP DMA Enable Register */
                                                 0xFF4 (R/W) USB clock controller
__O uint32_t EpDMADis; /*!< Offset:
                                                  Register */
   0x28C ( /W) USB EP DMA Disable Register
                                              } ;
                                              union {
___I uint32_t DMAIntSt;
                           /*!< Offset:
                                              __I uint32_t USBClkSt;
                                                                          /*!< Offset:
   0x290 (R/ ) USB DMA Interrupt Status
                                                 0xFF8 (R/ ) OTG clock status Register */
                                               __I uint32_t OTGClkSt; /*!< Offset:
   Register */
___IO uint32_t DMAIntEn;
                           /*!< Offset:
                                                0xFF8 (R/) USB clock status Register */
   0x294 (R/W) USB DMA Interrupt Enable
   Register */
                                             } LPC_USB_TypeDef;
```

uint32\_t RESERVED3[2];

```
/*---- Ethernet Media Access
                                              __IO uint32_t RxConsumeIndex; /*!< Offset:
  Controller (EMAC) -----*/
                                                 0x118 (R/W) Receive Consume Index
/** @brief Ethernet Media Access Controller
                                                  Register */
  (EMAC) register structure definition */
                                               __IO uint32_t TxDescriptor; /*!< Offset:
                                                  0x11C (R/W) Transmit Descriptor Base
typedef struct
                                                  Address Register */
 __IO uint32_t MAC1; /*!< Offset:
                                               ___IO uint32_t TxStatus;
                                                                            /*!< Offset:
    0x000 (R/W) MAC Configuration Register 1
                                                  0x120 (R/W) Transmit Status Base Address
                                                  Register */
 ___IO uint32_t MAC2;
                              /*!< Offset:
                                               __IO uint32_t TxDescriptorNumber; /*!<
    0x004 (R/W) MAC Configuration Register 2
                                                 Offset: 0x124 (R/W) Transmit Number of
                                                  Descriptors Register */
 ___IO uint32_t IPGT;
                             /*!< Offset:
                                               __IO uint32_t TxProduceIndex; /*!< Offset:
                                                  0x128 (R/W) Transmit Produce Index
    0x008 (R/W) Back-to-Back
    Inter-Packet-Gap Register */
                                                  Register */
                                               __I uint32_t TxConsumeIndex; /*!< Offset:
 __IO uint32_t IPGR; /*!< Offset:
    0x00C (R/W) Non Back-to-Back
                                                  0x12C (R/ ) Transmit Consume Index
    Inter-Packet-Gap Register */
                                                  Register */
  __IO uint32_t CLRT;
                             /*!< Offset:
                                                 uint32_t RESERVED2[10];
                                               __I uint32_t TSV0; /*!< Offset:
    0x010 (R/W) Collision Window / Retry
    Register */
                                                  0x158 (R/) Transmit Status Vector 0
 ___IO uint32_t MAXF;
                              /*!< Offset:
                                                  Register */
                                               __I uint32_t TSV1;
    0x014 (R/W) Maximum Frame Register */
                                                                           /*!< Offset:
                                                  0x15C (R/ ) Transmit Status Vector 1
  _IO uint32_t SUPP; /*!< Offset:
    0x018 (R/W) PHY Support Register */
                                                  Register */
 __IO uint32_t TEST; /*!< Offset:
                                                                            /*!< Offset:
                                               ___I uint32_t RSV;
    0x01C (R/W) Test Register */
                                                 0x160 (R/ ) Receive Status Vector
 ___IO uint32_t MCFG;
                              /*!< Offset:
                                                  Register */
    0x020 (R/W) MII Mgmt Configuration
                                                  uint32_t RESERVED3[3];
    Register */
                                               ___IO uint32_t FlowControlCounter; /*!<
 ___IO uint32_t MCMD;
                             /*!< Offset:
                                                 Offset: 0x170 (R/W) Flow Control Counter
    0x024 (R/W) MII Mgmt Command Register */
                                                  Register */
 __IO uint32_t MADR; /*!< Offset:
                                               __I uint32_t FlowControlStatus; /*!< Offset:
    0x028 (R/W) MII Mgmt Address Register */
                                                  0x174 (R/ ) Flow Control Status egister
 __O uint32_t MWTD; /*!< Offset:
    0x02C ( /W) MII Mgmt Write Data Register
                                                  uint32_t RESERVED4[34];
    */
                                                _IO uint32_t RxFilterCtrl; /*!< Offset:
 ___I uint32_t MRDD;
                             /*!< Offset:
                                                  0x200 (R/W) Receive Filter Control
    0x030 (R/ ) MII Mgmt Read Data Register
                                                  Register */
                                               __I uint32_t RxFilterWoLStatus; /*!< Offset:
    */
 __I uint32_t MIND;
                              /*!< Offset:
                                                  0x204 (R/ ) Receive Filter WoL Status
    0x034 (R/ ) MII Mgmt Indicators Register
                                                  Register */
                                               __O uint32_t RxFilterWoLClear; /*!< Offset:
    uint32_t RESERVED0[2];
                                                  0x208 ( /W) Receive Filter WoL Clear
 ___IO uint32_t SA0;
                              /*!< Offset:
                                                  Register */
    0x040 (R/W) Station Address 0 Register */
                                                  uint32_t RESERVED5;
                                               __IO uint32_t HashFilterL; /*!< Offset:
 __IO uint32_t SA1; /*!< Offset:
                                                  0x210 (R/W) Hash Filter Table LSBs
    0x044 (R/W) Station Address 1 Register */
 __IO uint32_t SA2; /*!< Offset:
                                                  Register */
                                               __IO uint32_t HashFilterH;
    0x048 (R/W) Station Address 2 Register */
                                                                          /*!< Offset:
    uint32_t RESERVED1[45];
                                                  0x214 (R/W) Hash Filter Table MSBs
 ___IO uint32_t Command;
                            /*!< Offset:
                                                  Register */
    0x100 (R/W) Command Register */
                                                  uint32_t RESERVED6[882];
  __I uint32_t Status; /*!< Offset:
                                               __I uint32_t IntStatus;
                                                                           /*!< Offset:
    0x104 (R/ ) Status Register */
                                                 0xFE0 (R/ ) Interrupt Status Register */
 ___IO uint32_t RxDescriptor; /*!< Offset:
                                               __IO uint32_t IntEnable; /*!< Offset:
    0x108 (R/W) Receive Descriptor Base
                                                 0xFE4 (R/W) Interrupt Enable Register */
    Address Register */
                                               __O uint32_t IntClear; /*!< Offset:
 __IO uint32_t RxStatus; /*!< Offset:
                                                 0xFE8 ( /W) Interrupt Clear Register */
                                               __O uint32_t IntSet; /*!< Offset:
    0x10C (R/W) Receive Status Base Address
                                                  0xFEC ( /W) Interrupt Set Register */
    Register */
 ___IO uint32_t RxDescriptorNumber; /*!<
                                                  uint32_t RESERVED7;
                                               __IO uint32_t PowerDown;
    Offset: 0x110 (R/W) Receive Number of
                                                                           /*!< Offset:
    Descriptors Register */
                                                  0xFF4 (R/W) Power-Down Register */
 __I uint32_t RxProduceIndex; /*!< Offset:
                                             } LPC_EMAC_TypeDef;
    0x114 (R/ ) Receive Produce Index
```

Register \*/

#if defined ( \_\_\_CC\_ARM )

```
/∗ APB1 peripherals
#pragma no_anon_unions
#endif
                                                #define LPC_SSP0_BASE (LPC_APB1_BASE +
                                                   0 \times 08000
                                               *#define*LPC*DAG*BASE***(LPC*APB1_BASE +
/*************
                  Peripheral memory map
                                                 0x0C000)
                                               #define LPC_TIM2_BASE (LPC_APB1_BASE +
                  */
#define LPC_TIM3_BASE (LPC_APB1_BASE +
/* Base addresses
                                                  0x14000)
#define LPC FLASH BASE (0x0000000UL)
                                               #define LPC UART2 BASE (LPC APB1 BASE +
#define LPC_RAM_BASE (0x1000000UL)
                                                   0x18000)
#ifdef __LPC17XX_REV00
                                               #define LPC_UART3_BASE (LPC_APB1_BASE +
#define LPC_AHBRAMO_BASE (0x2000000UL)
                                                   0x1C000)
#define LPC_AHBRAM1_BASE (0x20004000UL)
                                               #define LPC_I2C2_BASE (LPC_APB1_BASE +
                                                   0x20000)
                                               #define LPC_I2S_BASE (LPC_APB1_BASE +
#define LPC_AHBRAMO_BASE (0x2007C000UL)
#define LPC_AHBRAM1_BASE (0x20080000UL)
                                                  0x28000)
#endif
                                               #define LPC_RIT_BASE (LPC_APB1_BASE +
#define LPC_GPIO_BASE (0x2009C000UL)
                                                  0x30000)
                                               #define LPC_MCPWM_BASE (LPC_APB1_BASE +
#define LPC_APB0_BASE (0x4000000UL)
#define LPC_APB1_BASE (0x40080000UL)
                                                  0x38000)
#define LPC_AHB_BASE (0x5000000UL)
#define LPC_CM3_BASE (0xE000000UL)
                                               #define LPC_QEI_BASE (LPC_APB1_BASE +
                                                  0x3C000)
                                               #define LPC_SC_BASE (LPC_APB1_BASE +
/* APBO peripherals
                                                  0x7C000)
#define LPC_WDT_BASE (LPC_APB0_BASE +
                                               /∗ AHB peripherals
   0x00000)
                                               #define LPC_EMAC_BASE (LPC_AHB_BASE + 0x00000)
#define LPC_TIMO_BASE (LPC_APBO_BASE +
   0x04000)
                                               #define LPC_GPDMA_BASE (LPC_AHB_BASE +
#define LPC_TIM1_BASE (LPC_APB0_BASE +
                                                   0x04000)
                                               #define LPC_GPDMACHO_BASE (LPC_AHB_BASE +
   0x08000)
#define LPC_UARTO_BASE (LPC_APBO_BASE +
                                                   0 \times 04100)
                                               #define LPC_GPDMACH1_BASE (LPC_AHB_BASE +
   0x0C000)
#define LPC_UART1_BASE (LPC_APB0_BASE +
                                                   0x04120)
   0x10000)
                                               #define LPC_GPDMACH2_BASE (LPC_AHB_BASE +
#define LPC_PWM1_BASE (LPC_APB0_BASE +
                                                   0 \times 04140
   0x18000)
                                               #define LPC_GPDMACH3_BASE (LPC_AHB_BASE +
#define LPC_I2CO_BASE (LPC_APBO_BASE +
                                                  0x04160)
   0x1C000)
                                               #define LPC_GPDMACH4_BASE (LPC_AHB_BASE +
#define LPC_SPI_BASE (LPC_APB0_BASE +
                                                  0x04180)
   0x20000)
                                                #define LPC_GPDMACH5_BASE (LPC_AHB_BASE +
#define LPC_RTC_BASE (LPC_APB0_BASE +
                                                  0x041A0)
   0x24000)
                                               #define LPC_GPDMACH6_BASE (LPC_AHB_BASE +
#define LPC_GPIOINT_BASE (LPC_APB0_BASE +
                                                  0x041C0)
                                               #define LPC_GPDMACH7_BASE (LPC_AHB_BASE +
   0 \times 28080
#define LPC_PINCON_BASE (LPC_APB0_BASE +
                                                   0x041E0)
                                               #define LPC_USB_BASE (LPC_AHB_BASE + 0x0C000)
   0x2C000)
#define LPC_SSP1_BASE (LPC_APB0_BASE +
   0x30000)
                                               /* GPIOs
#define LPC_ADC_BASE (LPC_APB0_BASE +
   0x34000)
#define LPC_CANAF_RAM_BASE (LPC_APB0_BASE +
                                               #define LPC_GPIO0_BASE (LPC_GPIO_BASE +
   0x38000)
                                                  0x00000)
#define LPC_CANAF_BASE (LPC_APB0_BASE +
                                               #define LPC_GPIO1_BASE (LPC_GPIO_BASE +
   0x3C000)
                                                  0x00020)
                                               #define LPC_GPIO2_BASE (LPC_GPIO_BASE +
#define LPC_CANCR_BASE (LPC_APB0_BASE +
   0x40000)
                                                  0x00040)
#define LPC_CAN1_BASE (LPC_APB0_BASE +
                                               #define LPC_GPIO3_BASE (LPC_GPIO_BASE +
   0x44000)
                                                  0x00060)
#define LPC_CAN2_BASE (LPC_APB0_BASE +
                                               #define LPC_GPIO4_BASE (LPC_GPIO_BASE +
   0x48000)
                                                  0x00080)
#define LPC_I2C1_BASE (LPC_APB0_BASE +
   0x5C000)
```

```
/*
                                                #define LPC_CAN1
                   Peripheral declaration
                                                                       ((LPC_CAN_TypeDef *)
                                                   LPC_CAN1_BASE )
/**************
                                                *#d@fine*LPG_*GAN2*****(*(LPC__CAN_TypeDef *)
#define LPC_SC
                      ((LPC_SC_TypeDef *)
                                                   LPC_CAN2_BASE )
   LPC_SC_BASE )
                                                 #define LPC_MCPWM
                                                                       ((LPC_MCPWM_TypeDef *)
                                                   LPC_MCPWM_BASE )
#define LPC_GPIO0
                      ((LPC_GPIO_TypeDef *)
                                                                       ((LPC_QEI_TypeDef *)
   LPC_GPIOO_BASE )
                                                 #define LPC_QEI
#define LPC_GPI01
                      ((LPC_GPIO_TypeDef *)
                                                   LPC_QEI_BASE )
   LPC_GPIO1_BASE )
                                                 #define LPC_EMAC
                                                                       ((LPC_EMAC_TypeDef *)
                                                   LPC_EMAC_BASE )
#define LPC_GPIO2
                      ((LPC_GPIO_TypeDef *)
   LPC GPIO2 BASE )
                                                 #define LPC GPDMA
                                                                       ((LPC_GPDMA_TypeDef *)
#define LPC_GPIO3
                      ((LPC_GPIO_TypeDef *)
                                                    LPC_GPDMA_BASE )
   LPC_GPIO3_BASE )
                                                 #define LPC_GPDMACH0 ((LPC_GPDMACH_TypeDef
#define LPC_GPIO4
                                                    *) LPC_GPDMACHO_BASE )
                      ((LPC_GPIO_TypeDef *)
   LPC_GPIO4_BASE )
                                                 #define LPC_GPDMACH1 ((LPC_GPDMACH_TypeDef
#define LPC_WDT
                      ((LPC_WDT_TypeDef *)
                                                    *) LPC_GPDMACH1_BASE )
   LPC_WDT_BASE )
                                                 #define LPC_GPDMACH2 ((LPC_GPDMACH_TypeDef
#define LPC_TIM0
                                                    *) LPC_GPDMACH2_BASE )
                      ((LPC_TIM_TypeDef *)
   LPC_TIMO_BASE )
                                                 #define LPC_GPDMACH3 ((LPC_GPDMACH_TypeDef
#define LPC_TIM1
                      ((LPC_TIM_TypeDef *)
                                                    *) LPC_GPDMACH3_BASE )
   LPC_TIM1_BASE )
                                                 #define LPC_GPDMACH4 ((LPC_GPDMACH_TypeDef
#define LPC_TIM2
                      ((LPC_TIM_TypeDef *)
                                                    *) LPC_GPDMACH4_BASE )
                                                 #define LPC_GPDMACH5 ((LPC_GPDMACH_TypeDef
   LPC_TIM2_BASE )
#define LPC_TIM3
                                                    *) LPC_GPDMACH5_BASE )
                      ((LPC_TIM_TypeDef *)
   LPC_TIM3_BASE )
                                                 #define LPC_GPDMACH6 ((LPC_GPDMACH_TypeDef
#define LPC_RIT
                      ((LPC_RIT_TypeDef *)
                                                    *) LPC_GPDMACH6_BASE )
   LPC_RIT_BASE )
                                                 #define LPC_GPDMACH7 ((LPC_GPDMACH_TypeDef
#define LPC_UART0
                      ((LPC_UART_TypeDef *)
                                                    *) LPC_GPDMACH7_BASE )
   LPC_UARTO_BASE )
                                                 #define LPC_USB
                                                                      ((LPC_USB_TypeDef *)
#define LPC_UART1
                      ((LPC_UART1_TypeDef *)
                                                    LPC_USB_BASE )
   LPC_UART1_BASE )
#define LPC_UART2
                      ((LPC_UART_TypeDef *)
                                                /**
   LPC_UART2_BASE )
                                                 * @ }
#define LPC_UART3
                      ((LPC_UART_TypeDef *)
   LPC_UART3_BASE )
#define LPC_PWM1
                                                #endif // __LPC17xx_H__
                      ((LPC_PWM_TypeDef *)
   LPC_PWM1_BASE )
#define LPC_I2C0
                      ((LPC_I2C_TypeDef *)
   LPC_I2CO_BASE )
#define LPC_I2C1
                      ((LPC_I2C_TypeDef *)
  LPC_I2C1_BASE )
#define LPC_I2C2
                      ((LPC_I2C_TypeDef *)
   LPC_I2C2_BASE )
#define LPC_I2S
                      ((LPC_I2S_TypeDef *)
   LPC_I2S_BASE )
#define LPC_SPI
                      ((LPC_SPI_TypeDef *)
   LPC_SPI_BASE )
#define LPC_RTC
                      ((LPC_RTC_TypeDef *)
   LPC_RTC_BASE )
#define LPC_GPIOINT
                      ((LPC_GPIOINT_TypeDef
   *) LPC_GPIOINT_BASE )
#define LPC_PINCON
                      ((LPC_PINCON_TypeDef *)
   LPC_PINCON_BASE )
#define LPC_SSP0
                      ((LPC_SSP_TypeDef *)
   LPC_SSP0_BASE )
#define LPC_SSP1
                      ((LPC_SSP_TypeDef *)
   LPC_SSP1_BASE )
#define LPC_ADC
                      ((LPC_ADC_TypeDef *)
   LPC_ADC_BASE )
#define LPC_DAC
                      ((LPC_DAC_TypeDef *)
   LPC_DAC_BASE )
#define LPC_CANAF_RAM ((LPC_CANAF_RAM_TypeDef
   *) LPC_CANAF_RAM_BASE)
#define LPC CANAF
                      ((LPC_CANAF_TypeDef *)
   LPC_CANAF_BASE )
#define LPC_CANCR
                      ((LPC_CANCR_TypeDef *)
   LPC_CANCR_BASE )
```