CS 4240: Compilers and Interpreters, Project 2, Spring 2021 Assigned: February 17, 2021, 15% of course grade Due in Canvas by 11:59pm on March 22, 2021

1 Project Description

In this project, you will build a compiler back-end for Tiger-IR that generates MIPS32 assembly code. Your back-end should read in a text-formatted Tiger-IR program, perform instruction selection and register allocation, and write the generated assembly code to a file. The generated assembly code should be able to execute on the SPIM simulator that will be given to you. To limit the scope of the project, all Tiger-IR programs which will be tested against your back-end won't contain any floating point variables.

1.1 Instruction Selection

The first step is to implement an instruction selector that transforms Tiger-IR instructions to MIPS32 instructions that operate on an unlimited number of virtual registers. The code that you generate must be executable on the SPIM simulator, and it may utilize pseudo-instructions supported by SPIM. It will suffice to implement a simple instruction selector that translates one IR instruction at a time. Use SPIM system calls to implement intrinsic functions in Tiger-IR.

In cases where multiple ways exist for translating an IR instruction to its corresponding MIPS32 instructions, you may use any of them in your implementation as long as it does not add unnecessary memory operations or useless instructions. You do not need to care about handling integer overflow exceptions.

While we will learn about MIPS in class, you can also find some helpful resources on MIPS and SPIM at https://github.gatech.edu/CS4240-2021-Spring/cs4240/tree/master/projects/project2/resources.

- Lecture notes from UArizona: Learning MIPS & SPIM
- Documentation for MIPS & SPIM (refer to sections A.6 & A.10)
- Lecture notes from UWashington: MIPS Calling Convention

There are no strict requirements on the calling convention you implement, but make sure it executes correctly on the SPIM simulator. Make sure you correctly insert register save & restore operations for temporary registers before & after a function call. The program's results need to be correct even if a callee function overwrites temporary registers that were previously used by its caller.

We also recommend that all your register allocator implementations only use the 10 temporary registers (\$t0 - \$t9\$) by default.

One of the challenges you will face is in memory management of arrays. Since each array in Tiger-IR has a static size, you can allocate space for it on the stack. Another choice is to allocate arrays in the heap using the sbrk system call. If you choose to use the heap, you need not worry about memory leaks or garbage-collecting the arrays in this project (though those are important real-world considerations).

As a debugging aid, we provide the MIPS Interpreter which also works with symbolic registers (unlike real MIPS instructions). For simple test programs, this can be used to test your instruction selection implementation before you perform register allocation as discussed in the next section.

1.2 Register Allocation

After instruction selection, the main remaining step to produce executable machine code is register allocation. You are required to implement two register allocators in this project: the first is a naive register allocator (Section 1.2.1) and the second is a local/intra-block register allocator (Section 1.2.2). You will compare the performance of the code generated by the two register allocators. The choice of register allocator should be enabled by a command-line option when invoking your compiler back-end, and the option usage should be specified in your design document.

1.2.1 Naive Allocation

The simplest register allocation scheme is the one which requires no analysis. Each virtual register is allocated space on the stack. Before each instruction, its operands are loaded into physical registers; the instruction then executes; and finally the result is stored back into that register's location on the stack. Thus, for each instruction in the IR stream, you will generate and insert the necessary load(s) before that instruction, and you will generate and insert the necessary store(s) after that instruction. This scheme will be slow, but it will produce correct & working code.

1.2.2 Intra-Block Register Allocation

An improvement to the naive scheme is to identify basic blocks in the IR stream, and then perform a liveness analysis at the intra-block level (i.e. only within each basic block). Notice that at the start of each block, you will need to load a set of variables that you expect to use, and similarly, at the end of each block, you will need to store all values from your registers to memory.

Use the simple *greedy algorithm* as follows – assign a register to the live range which has the maximum number of uses in a block, then another register to the live range with the next highest number of uses, and so on. After you run out of registers, all remaining virtual registers will need to be spilled.

To spill a virtual register, you need to allocate space for it on the stack and insert load/store instructions for all its accesses. Simply allocating new stack memory for each spilled register is

good enough in this project. You may also need to reserve some registers to temporarily hold the values for spilled registers when they are loaded from the stack.

2 Provided Code

2.1 Helper Code

We are not providing new helper code for this project. You can use the code from Project 1 to parse Tiger-IR files.

2.2 The SPIM Simulator

SPIM is a MIPS simulator you will use to run the MIPS assembly code you generate. Please install SPIM by following instructions at: https://github.com/rudyjantz/spim-keepstats/blob/master/README_4240. This version outputs some statistics to your console that are useful for performance evaluation. Below shows an example usage of SPIM.

3 Grading

3.1 Correct Implementations (50 Points)

Several test cases are given to you to test the correctness of your back-end: https://github.gatech.edu/CS4240-2021-Spring/cs4240/tree/master/projects/project2/public_test_cases. You will get corresponding points for correct implementations of the following items:

- Instruction selection + naive register allocation (35 points)
- Additional intra-block register allocation (15 points)

3.2 Performance Evaluation (20 Points)

For this section, compare the performance of the two register allocators and show the results in your project report. The performance metric we will focus on in this project is **the number of memory loads** (reads). While the number of loads is only a partial contributor to performance

in a real-world setting, it is the metric that is most directly influenced by register allocation which makes it an appropriate focus for this project. The provided SPIM simulator will print this metric to your console.

You will need to run MIPS programs generated from the test cases using your back-end with two different register allocator options, and analyze the performance statistics. If you feel that the given test cases cannot show the benefits of a better register allocator, please design your own test cases and submit them along with your code and report.

3.3 Design (30 Points)

In your final report, in addition to the performance evaluation results, briefly describe the following:

- 1. High-level architecture of your back-end, including the algorithm(s) implemented, and why you chose that approach.
- 2. Low-level design decisions you made in instruction selection and register allocation, along with their rationale.
- 3. Software engineering challenges and issues that arose and how you resolved them.
- 4. Any known outstanding bugs or deficiencies that you were unable to resolve before the project submission.
- 5. Build and usage instructions for your back-end, including all test cases that you created to obtain performance results for the two register allocators and the optional extra credit features.

4 Submission

On Canvas, submit a single ZIP file that contains:

- The complete source code of your project.
- The report.pdf file described in Section 3.2 and 3.3.
- Any test cases you added.

5 Collaboration

We will award identical grades to each member of a given project team, unless members of the team directly register a formal complaint. We assume that the work submitted by each team is their work solely. Any clarification question about the project handout should be posted on the course's public Piazza message board. Any non-obvious discussion or questions about design and implementation should be either posted on the course's Piazza message boards privately for the instructors or presented in person during office hours. If the instructors determine that parts of the discussion are appropriate for the entire class, then they will forward selections. Under no condition is it acceptable to use code written by another team, or obtained from any other source.

As part of the standard grading process, each submitted solution will automatically be checked for similarity with other submitted solutions and with other known implementations.