

CSIS 429 Operating Systems

Lecture 7: Paging

September 28th 2020

Textbook chapters

Read "Intro to Paging" and "Translation L B"

Intro	Virtualization		Concurrency	Persistence	Appendices
<u>Preface</u>	3 <u>Dialogue</u>	12 <u>Dialogue</u>	25 <u>Dialogue</u>	35 <u>Dialogue</u>	<u>Dialogue</u>
<u>roc</u>	4 <u>Processes</u>	13 <u>Address Spaces</u>	26 <u>Concurrency and Threads</u> <u>code</u>	36 <u>I/O Devices</u>	<u>Virtual</u> <u>Machines</u>
<u>Dialogue</u>	5 <u>Process API</u> code	14 <u>Memory API</u>	27 <u>Thread API</u>	37 <u>Hard Disk Drives</u>	<u>Dialogue</u>
2 Introduction code	6 <u>Direct Execution</u>	15 Address Translation	28 <u>Locks</u>	38 <u>Redundant Disk Arrays</u> (<u>RAID)</u>	<u>Monitors</u>
	7 <u>CPU Scheduling</u>	16 <u>Segmentation</u>	29 <u>Locked Data Structures</u>	39 <u>Files and Directories</u>	<u>Dialogue</u>
	8 <u>Multi-level Feedback</u>	17 <u>Free Space Management</u>	30 <u>Condition Variables</u>	40 <u>File System Implementation</u>	Lab Tutorial
	9 <u>Lottery Scheduling</u> code	18 <u>Introduction to Paging</u>	31 <u>Semaphores</u>	41 <u>Fast File System (FFS)</u>	Systems Labs
	10 <u>Multi-CPU</u> <u>Scheduling</u>	19 <u>Translation Lookaside</u> <u>Buffers</u>	32 <u>Concurrency Bugs</u>	42 <u>FSCK and Journaling</u>	xv6 Labs
	11 <u>Summary</u>	20 <u>Advanced Page Tables</u>	33 Event-based Concurrency	43 <u>Log-structured File System</u> (<u>LFS)</u>	<u>Flash-based</u> <u>SSDs</u>
		21 <u>Swapping: Mechanisms</u>	34 <u>Summary</u>	44 <u>Data Integrity and</u> <u>Protection</u>	
		22 <u>Swapping: Policies</u>		45 <u>Summary</u>	
		23 <u>Case Study: VAX/VMS</u>		46 <u>Dialogue</u>	
		24 <u>Summary</u>		47 <u>Distributed Systems</u>	
				48 <u>Network File System (NFS)</u>	
				49 <u>Andrew File System (AFS)</u>	
				50 <u>Summary</u>	

CSIS 429

Remember: Virtual Addresses

Every address generated by a process is treated as a "virtual address" by the OS

OS translates each virtual address to a DRAM address.

Base + Bounds MMU approach.
Generalizes to Segmentation.

H/w involved in every memory reference!
OS needs to track changes at certain times.

Problems with Segmentation

- Not flexible:
 - what if a heap segment is "boxed in"?
 * what if we swap a segment out to disk
 - * what if we swap a segment out to disk while a process is running?
- External fragmentation

0KB

8KB

16KB

32KB

40KB

48KB

56KB

64KB

24KB

(not in use)

Not Compacted

Operating System

(not in use)

Allocated

Massas

(not in use)

Allocated

CSIS 429

Solution: Paging

Basic idea:

- Divide all of physical memory into fixed size page frames
- Divide logical memory into pages and OS tracks each page
- With help from MMU and CPU hardware

The Crux of the Problem

Use pages to avoid the problems of segmentation

How do we do this?

What techniques can we use while minimizing time & memory overhead?

What are Page Frames?


Physical memory is divided up into fixed size slots called page frames.

How many address bits do we need to address each byte?

Minimum number of bits needed to refer to each page?

Small, managable examples:

A 128-Byte Physical Memory



page frame 3 page frame 4 page frame 5 page frame 6


page frame 7

What are Pages?

Logical memory (or address space) is divided up into fixed size slots called pages.

How many address bits do we nee to address each byte of address space?

Minimum number of bits needed to refer to each page?




(page 3)

16

32

48

How are Pages and Page Frames related?



CSIS 429

Advantages of Paging


Each frame is either in use or not

- → no need for compacting or defragmenting memory
- → no more external fragmentation.

No need to track direction of segment growth

- when we need more heap/stack space, just allocate one or more frames.

Where is a Page in Physical Memory?



Address Translation with Paging

Example: Instruction to load data from memory to register movl <virtual-addr>, %a

If our virtual address space is 64 bytes, how many bits do we need for the virtual address?

If our page size is 16 bytes, how many bits do we need for the "offset" within a page?

How many pages do we have in our address space? How many bits to choose a page?


CSIS 429

Address Translation with Paging

Example: Instruction to load data from memory to register movl <virtual-addr>, %a

64 byte virtual address space; page size is 16 bytes


→ Virtual address:



Address Translation with Paging

Example: Instruction to load data from memory to register movl <virt-addr>, %eax


64 byte virtual address space
page size is 16 bytes
128 byte physical address space



Note: offset stays the same in the virtual and physical addresses. Why?


CSIS 429

Win x86 Virtual Address Translation



What do page tables look like?


Actual page tables can be very big b/c addresses can be 32-48 bits. In our simple 64-byte example:



What's in each page table entry?

- No need to store Virtual Page Number
- Can index into table using Virtual Page num: PT[ivpn]
- If a virtual page has not been allocated a frame, need to indicate that → Valid Bit
- Protection bits for read, write, execute
- Present bit for "in RAM" vs. "on Disk" (swapped out)
- Modified since brought to memory → "Dirty" bit
- Reference Bit set if page was read, written or executed


x86 Hardware Page Table Entry



CSIS 429

Example use of page table entry

Modified since brought to memory → "Dirty" bit
 Can be used to implement Window's "Copy on Write" when 2 processes share pages



CSIS 429

How much time will paging take?

Use our old example:

Instruction to load data from memory to register movl 21, %a

i.e. read contents of memory location 21 into register A

OS translates the virtual addr "21" to a physical address:
i. Get an entry from the process's page table in memory
ii. Add the offset to the frame address → "117"

Two memory accesses plus processing to get 1 byte!

CSIS 429

What about instructions?

In our old example - instruction to load data from memory to register

movl 21, %a

We did not account for time taken to read the instruction which is at some virtual address which has to be converted to a physical address – by accessing a Page Table!!

Can all this work? Yes, but we need some help from H/w