

CSIS 429 Operating Systems

Lecture 8: Faster Translations

September 30th 2020

Textbook chapters

Read "Intro to Paging" and "Translation LB"


ntro	Virtualization		Concurrency	Persistence	Appendices
<u>reface</u>	3 <u>Dialogue</u>	12 <u>Dialogue</u>	25 <u>Dialogue</u>	35 <u>Dialogue</u>	<u>Dialogue</u>
<u>oc</u>	4 <u>Processes</u>	13 <u>Address Spaces</u>	26 <u>Concurrency and Threads</u> <u>code</u>	36 <u>I/O Devices</u>	<u>Virtual</u> <u>Machines</u>
<u>Dialogue</u>	5 <u>Process API</u> code	14 <u>Memory API</u>	27 <u>Thread API</u>	37 <u>Hard Disk Drives</u>	<u>Dialogue</u>
Introduction ode	6 <u>Direct Execution</u>	15 <u>Address Translation</u>	28 <u>Locks</u>	38 <u>Redundant Disk Arrays</u> (RAID)	<u>Monitors</u>
	7 CPU Scheduling	16 <u>Segmentation</u>	29 <u>Locked Data Structures</u>	39 <u>Files and Directories</u>	<u>Dialogue</u>
	8 <u>Multi-level Feedback</u>	17 <u>Free Space Management</u>	30 <u>Condition Variables</u>	40 <u>File System Implementation</u>	Lab Tutorial
	9 <u>Lottery Scheduling</u> code	18 <u>Introduction to Paging</u>	31 <u>Semaphores</u>	41 <u>Fast File System (FFS)</u>	Systems Labs
		19 <u>Translation Lookaside</u> <u>Buffers</u>	32 <u>Concurrency Bugs</u>	42 <u>FSCK and Journaling</u>	xv6 Labs
	11 <u>Summary</u>	20 <u>Advanced Page Tables</u>	33 Event-based Concurrency	43 <u>Log-structured File System</u> (<u>LFS)</u>	Flash-based SSDs
		21 <u>Swapping: Mechanisms</u>	34 <u>Summary</u>	44 <u>Data Integrity and</u> <u>Protection</u>	
		22 <u>Swapping: Policies</u>		45 <u>Summary</u>	
		23 <u>Case Study: VAX/VMS</u>		46 <u>Dialogue</u>	
		24 <u>Summary</u>		47 <u>Distributed Systems</u>	
				48 <u>Network File System (NFS)</u>	
				49 <u>Andrew File System (AFS)</u>	
				50 <u>Summary</u>	

CSIS 429

Address Translation with Paging

Example: Instruction to load data from memory to register movl <virt-addr>, %eax

64 byte virtual address space
page size is 16 bytes
128 byte physical address space



What about instructions?

In our old example - instruction to load data from memory to register

movl 21, %a

We did not account for time taken to read the instruction which is at some virtual address which has to be converted to a physical address – by accessing a Page Table!!

Can all this work? Yes, but we need some help from H/w

Example of a loop

```
int array[1000];
...
for (i = 0; i < 1000; i++)
array[i] = 0;</pre>
```

The last statement gets converted to:

1024 movl \$0x0, (%edi,%eax,4) edi has the base address of "array"

1028 incl %eax

And eax is index I


1032 cmpl \$0x03e8,%eax

~ edi [eax * 4]

1036 jne 0x1024

CSIS 429

Memory access in loop



CSIS 429

The Crux of the Problem

How can we speed up Address Translation using Page Tables?

We want to avoid all those memory references.


What hardware support is required?

What will the OS need to do?

The Answer: Translation Lookaside Buffer

To speed up Address
Translation using Page
Tables we will use a
Translation Lookaside
Buffer - TLB

The TLB is part of the MMU
It is a special cache that
allows fast searches



Translation Lookaside Buffer

A Translation Lookaside Buffer speeds up Address Translation

- part of the MMU
- special cache that allows fast searches

For each virtual memory reference, the CPU first checks the TLB to see if the desired translation is there; if so \rightarrow **TLB hit!** \rightarrow the translation is done – in 1 CPU clock cycle!

No need to access the page table to get the physical address!

Translation Lookaside Buffer

For each virtual memory reference, the CPU first checks the TLB to see if the desired translation is there; if so → TLB hit! → the translation is done – in 1 CPU clock cycle! No need to access the page table to get the physical address!

If the virtual to physical address translation is not in the TLB → **TLB miss**. OS will have to access the page table and bring the entry into the TLB so that it is available. Retry translation → TLB hit this time.


Translation Lookaside Buffer


Every virtual memory reference will involve the TLB to speed address translations. A TLB miss is expensive → shows up as slow execution time.

We can see speed-ups due to TLB hit rate in our programs – mainly in executing loops.

Why loops? Because repeatedly accessing the same or nearby data can increase the TLB hit rate if we do it right.

CSIS 429





Array Access in Loop

C program to access the array: int a[10];

•••

int sum = 0;

for (i = 0; i < 10; i++)

sum += a[i];

Arrays have spatial locality
Loops have temporal locality

TLB miss

TLB hit

VPN = 05 VPN = 06 VPN = 07 VPN = 08 VPN = 08 VPN = 09 VPN = 09

CSIS 429

Handling TLB misses

How should TLB misses be handled? OS or CPU?

Intel approach: Complex Instruction Set Computer - CISC Hardware handles TLB miss - uses the Page Table Base Register to load entry from page table and update TLB

cf. Software-managed TLB: TLB miss → CPU raises an exception → Kernel trap handler updates TLB.

Reduced Instruction Set Computers - RISC (e.g. ARM)

TLB entries

A "fully-associative" TLB cache may have 32, 64, or 128 entries, each of which will have the form:

	VDN	DENI	V D D A	Va	alid bit, i	Protecti	on bits,	
	VPIN	PFIN			Dirty	bit. AS	ID	

VPNs are specific to a process.

What happens during a context switch?

- TLB flush => remove all entries in TLB
- enable sharing TLBs across context switches with ASID address space ID CSIS 429

Handling TLB entry replacement

TLBs are small – will fill up when a process has accessed a few pages. When it's full, what do we do?

Get rid of entries? Which entry should be taken out so a new one can be brought in?

Goal should be: minimize miss rate or maximize hit rate

CSIS 429

TLB entry replacement policy

Replacement policy goal should be to minimize miss rate or maximize hit rate.

One common approach: get rid of the <u>least recently used</u> (LRU) entry

Note: LRU != LIFO

LRU can be bad if conditions are just so.

Alternative: random replacement!

TLB entry example

MIPS R4000 - RISC CPU 32-bit address space

4 KB pages → 19/20-bit VPN, 12 bit offset, 24-bit PFN Uses software-managed TLB approach.




Figure 19.4: A MIPS TLB Entry

Modern TLBs

ARM – RISC CPU with 64-bit address space

Two levels of TLBs:

- Fast 32-entry fully-associative Micro TLBs for Data and Instruction
- Slower back-up Main TLB with 8 fully associative plus 64 set-associative (variable # of clock cycles for search)

