

CSIS 429 Operating Systems

Lecture 9: Smaller Tables

October 4th 2020

CSIS 429

Textbook chapters

Read "Advanced Page Tables" and "Swapping"

Intro	Virtualization		Concurrency	Persistence	Appendices
<u>Preface</u>	3 <u>Dialogue</u>	12 <u>Dialogue</u>	25 <u>Dialogue</u>	35 <u>Dialogue</u>	<u>Dialogue</u>
<u>TOC</u>	4 <u>Processes</u>	13 <u>Address Spaces</u>	26 <u>Concurrency and Threads</u> <u>code</u>	36 <u>I/O Devices</u>	<u>Virtual</u> <u>Machines</u>
1 <u>Dialogue</u>	5 <u>Process API</u> code	14 <u>Memory API</u>	27 <u>Thread API</u>	37 <u>Hard Disk Drives</u>	<u>Dialogue</u>
2 <u>Introduction</u> code	6 <u>Direct Execution</u>	15 <u>Address Translation</u>	28 <u>Locks</u>	38 <u>Redundant Disk Arrays</u> <u>(RAID)</u>	<u>Monitors</u>
	7 CPU Scheduling	16 <u>Segmentation</u>	29 <u>Locked Data Structures</u>	39 <u>Files and Directories</u>	<u>Dialogue</u>
	8 <u>Multi-level Feedback</u>	17 <u>Free Space Management</u>	30 <u>Condition Variables</u>	40 <u>File System Implementation</u>	<u>Lab Tutorial</u>
	9 <u>Lottery Scheduling</u> code	18 <u>Introduction to Paging</u>	31 <u>Semaphores</u>	41 <u>Fast File System (FFS)</u>	Systems Labs
	10 <u>Multi-CPU</u> <u>Scheduling</u>	19 <u>Translation Lookaside</u> <u>Buffers</u>	32 <u>Concurrency Bugs</u>	42 FSCK and Journaling	xv6 Labs
	11 <u>Summary</u>	20 <u>Advanced Page Tables</u>	33 Event-based Concurrency	43 <u>Log-structured File System</u> (<u>LFS)</u>	<u>Flash-based</u> <u>SSDs</u>
		21 <u>Swapping: Mechanisms</u>	34 <u>Summary</u>	44 <u>Data Integrity and</u> <u>Protection</u>	
		22 <u>Swapping: Policies</u>		45 <u>Summary</u>	
		23 <u>Case Study: VAX/VMS</u>		46 <u>Dialogue</u>	
		24 <u>Summary</u>		47 <u>Distributed Systems</u>	
				48 <u>Network File System (NFS)</u>	
				49 <u>Andrew File System (AFS)</u>	
				50 <u>Summary</u>	


CSIS 429

2

Address Translation with Paging

Example: Instruction to load data from memory to register movl <virt-addr>, %eax

64 byte virtual address space
page size is 16 bytes
128 byte physical address space



Translation Lookaside Buffer

Every virtual memory reference will involve the TLB to speed address translations. A TLB miss is expensive → shows up as slow execution time.

We can see speed-ups due to TLB hit rate in our programs – mainly in executing loops.


Why loops? Because repeatedly accessing the same or nearby data can increase the TLB hit rate if we do it right.

Modern TLBs

ARM – RISC CPU with 64-bit address space

Two levels of TLBs:

- Fast 32-entry fully-associative Micro TLBs for Data and Instruction
- Slower back-up Main TLB with 8 fully associative plus 64 set-associative (variable # of clock cycles for search)



Page Table Sizes

A 32-bit (virt & phys) system with 4KB pages will have 12-bit offsets → 20-bit VPNs and PFNs

If each PTEntry requires 20 bits for PFN and 12 bits for other information (Ref bit, Protection, etc.) \rightarrow 4 bytes/PTE

→ 4MB for the process table of each process!!!

How could this be smaller? Bigger pages? 8KB? 16 KB?

The Crux of the Problem: Page Tables Are Too Big

4 MB is too big - too much overhead

How can we make page tables smaller?

What are the trade-offs?

Linux allows 4 MB Pages


4MB is 1024 times larger than 4KB → PTEs are smaller, Page Tables would be 4 KB

Not good in general b/c of Internal Fragmentation

Mainly used in high performance DBMS because of the huge TLB performance gains

PT for Small Example System

32 KB Virtual, 64 KB Physical Space, 1 KB pages



CSIS 429

Large Page Tables are expensive/wasteful

Recall, we used segmentations to reduce waste – internal fragmentation

How about combining Segmentation + Paging?


32-bit System with 4KB pages

Let's use 3 segments: code, heap & stack


Virtual address: Seg | VPN | Offset |

Plus 3 Base+Bounds register pairs, only the Base Register will contain the physical address of the Page Table for that Segment


→ A process will have 3 page tables!




3 segments: code, heap & stack → 3 page tables!




3 segments: code, heap & stack → 3 page tables!



3 segments: code, heap & stack → 3 page tables!



Bounds registers can point to end of (arbitrary sized)
Page Tables.




Arbitrary size Page Tables → Fragmentation

Combining Segmentation + Paging with arbitrary size page tables

→ external fragmentation again

Better solution: Break Page Tables into smaller pieces - use a page-directory to organize the page table.

Multi-level Page Table Example



Multi-level Page Tables

Advantages:

- · Save space only allocate needed parts of page table.
- If each part is same size as a page → easy allocation.

No penalty for TLB hits \rightarrow address translation in 1 clock cycle.


Disadvantages:


- More complex
- Adding a level of indirection: TLB miss → two memory accesses to do a single memory translation.

Detailed 2-level Page Table Example


CSIS 429








A 16KB Address Space With 64-byte Pages





Win x86 Virtual Address Translation



Win x86 2-level paging

Windows uses x86 privileged CPU/MMU register CR3 for physical address of page directory






22

CSIS 429

3-level Page Table Example

30-bit virtual address space with 512-byte pages

→ 9-bit offset, 21-bit VPN



Goal: make each page table fit inside 1 page.

Segmentation with Paging - Intel 386

The Intel 386 uses segmentation with paging for memory management with a two-level paging scheme.

Both require hardware support in MMU but an OS does not have to use it.

Segmentation came with 8086

Paging came with 80386s (optional)

Segmentation with Paging - Intel 386


The Intel 386 uses segmentation with paging for memory management with a two-level paging scheme.

Intel logical address is a SEGMENT:OFFSET pair


- Linux: Segmentation + Paging
- Win3: Segmentation + Paging
- WinNT+: No segmentation, paging only
 - WinNT+ virtual address is Intel linear address


Cf. Motorola 68000: No segmentation: flat address space; logical address is the same as the linear address

Intel 80386 Address Translation




Intel 80386 Address Translation in WinNT+






AMD64 = Memory + some processing



Intel P4 Prescott



90 nm lithography112mm² die125 million transistors

L1 Cache: **16KB** L2 Cache: **1MB**

3.4GHz Clock Instruction Set:

MMX SSE SSE2 SSE3