

112-1 SoC Design Laboratory Lab1 submission guide

Teacher: Jiin Lai

TA:楊岭騏、蘇子源


Lab1 Contents

- Xilinx tool installation on VM ubuntu
 - Install Oracle VM VirtualBox 6.1.42 and Extension pack
 - Refer to Ubuntu_VM_on_Windows Page.2
 - Install Xilinx suite tool (vitis, vitis_hls, vivado)
 - Refer to Vitis_on_Ubuntu_VM
- Complete course-lab_1
 - Export multip_2num IP
 - Deploy on PNYQ-Z2 / KV260
 - OnlineFPGA manual
- Report
- course-lab_1 github



Tool Installation

- The screenshot of Xilinx tools
 - Check your tool version




Co-Simulation Log

- Co-simulation log (TopFunctionName_csim.log)
 - Transcript of your testbench
- Usually located at VitisHLSProjectName/solution1/csim/report

Synthesis Report

- Synthesis Summary Report (csynth.rpt)
 - Summary report of your IP
- Synthesis Detail Report (TopFunctionName_csynth.rpt)
 - Detailed reports of your top function and sub-function
- Usually located at VitisHLSProjectName/solution1/syn/report



Bitstream and Hardware Handoff

- Bitstream (.bit)
 - Contains the programming information for FPGA device
 - Usually located at :
 - VivadoProjectName/ VivadoProjectName.runs/impl_1/design_1_wrapper.bit

```
> vvd_Multip2Num > vvd_Multip2Num.runs > impl_1
design_1_wrapper.bit
```

- Hardware Handoff (.hwh)
 - Contain block design information and is used by software tools to a targeted application
 - Usually located at :
 - VivadoProjectName/VivadoProjectName.gen/sources_1/bd/design_1/ hw_handoff/design_1.hwh

```
> wd_Multip2Num > wd_Multip2Num.gen > sources_1 > bd > design_1 > hw_handoff

design_1.hwh
```



Online FPGA Remote Login

- We have set up some PYNQ-Z2/KV260 boards in the lab. You can use them remotely
- Refer to OnlineFPGA使用者手册_20230620.pdf
- IP: 140.112.207.200: 1000
- Specify username: boledupynq
- password : boledupynq

Lab1 Submission File

- Folder Hierarchy:
 - StudentID_lab1/
 - Lab1/
 - screenshot of Xilinx tool installation (.jpg, .png)
 - .hwh, .bit (generated from vivado)
 - csynth.rpt, xxx_csynth.rpt, xxx_csim.log (generated from vitis_hls)
 - report.pdf
 - Compress all above files in a single zip file named StudentID_lab1.zip
 - Submit to NYCU E3
 - Deadline: 9/28 (Thu.) 23:59
 - 30% off for the late submission penalty

Report



- Brief introduction about the overall system
- What is observed & learned
- Screen dump
 - Performance
 - Utilization
 - Interface
 - Co-simulation transcript/waveform
 - Jupyter Notebook execution results