Block Design Guide

SoC Design

Block Design Guide

- In Lab1 and Lab2, you may know how to create a block design and connect each IP.
- In this document, I'll introduce how to build block design by TCL script

Create Project

```
set _xil_proj_name "vvd_caravel_fpga"
create_project ${_xil_proj_name} ./${_xil_proj_name} -part xc7z020clg400-1
set proj_dir [get_property directory [current_project]]
set origin_dir "."
set obj [get_filesets sources_1]
```

Add files

```
set files [list \
 [file normalize "${origin dir}/vitis pri/verilog spiflash/spiflash.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/vip/RAM256.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/vip/RAM128.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/soc/VexRiscv MinDebugCache.v"] \
 [file normalize "$forigin dir}/vvd srcs/caravel soc/rtl/soc/chip io.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/soc/gpio control block.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/soc/gpio defaults block.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/soc/housekeeping.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/soc/housekeeping spi.v"] \
 [file normalize "$forigin dir}/vvd srcs/caravel soc/rtl/soc/mgmt core.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/soc/mgmt core wrapper.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/soc/mprj io.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/soc/caravel.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/user/${user design file}"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/user/bram.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/user/user project wrapper.v"] \
[file normalize "${origin dir}/vvd srcs/caravel soc/rtl/header/user defines.v"] \
 [file normalize "${origin dir}/vvd srcs/caravel soc/rtl/header/defines.v"] \
add files -norecurse -fileset $obj $files
```


Add Define and Pre-builded IP

```
set file "$origin dir/vvd srcs/caravel soc/rtl/header/user defines.v"
set file [file normalize Sfile]
set file obj [get files -of objects [get filesets sources 1] [list "*$file"]]
set property -name "file type" -value "Verilog Header" -objects $file obj
set property -name "is global include" -value "1" -objects $file obj
set file "$origin dir/vvd srcs/caravel soc/rtl/header/defines.v"
set file [file normalize $file]
set file obj [get files -of objects [get filesets sources 1] [list "*$file"]]
set property -name "file type" -value "Verilog Header" -objects $file obj
set property -name "is global include" -value "1" -objects $file obj
set obj [get filesets sources 1]
set property "ip repo paths" "[file normalize "$origin dir/vitis prj/hls caravel ps"]
                              [file normalize "$origin dir/vitis prj/hls output pin"]
                              [file normalize "$origin dir/vitis prj/hls read romcode"]" $obj
update ip catalog -rebuild
```

Create Block Design


set design_name design_1
create_bd_design \$design_name

Create AXI Interconnect for readmem




Create AXI Interconnect for readmem- (1)

set axi_mem_intercon [create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1
axi_mem_intercon]




Create AXI Interconnect for readmem- (2)

set_property -dict [list CONFIG.NUM_MI {1}] \$axi_mem_intercon




Set one master channel


Create AXI Interconnect without TCL - (1)




Create AXI Interconnect without TCL - (2)




Create AXI Interconnect without TCL - (3)



Create AXI Interconnect without TCL - (4)




Create BRAM




Create BRAM – (1)

set blk_mem_gen_0 [create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0]




Create BRAM – (2)

```
set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
] $blk_mem_gen_0
```




Create BRAM without TCL – (1)




Create BRAM without TCL – (2)

- Customize Block
- Set memory type to dual port RAM
- Other attributes are set by default

```
set_property -dict [ list \
   CONFIG.Enable_B {Use_ENB_Pin} \
   CONFIG.Memory_Type {True_Dual_Port_RAM} \
   CONFIG.Port_B_Clock {100} \
   CONFIG.Port_B_Enable_Rate {100} \
   CONFIG.Port_B_Write_Rate {50} \
   CONFIG.Use_RSTB_Pin {true} \
] $blk_mem_gen_0
```




Create Caravel PS




Create Caravel PS

set caravel_ps_0 [create_bd_cell -type ip -vlnv xilinx.com:hls:caravel_ps:0.0 caravel_ps_0]




Create Caravel PS without TCL


Add IP




Create Output Pin



Create Output Pin




Create PS



Create PS - (1)


set processing_system7_0 [create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5
processing_system7_0]



Create PS - (2)


- It has to configure lots of attributes
- Please refer to

https://github.com/bol-edu/caravel-soc_fpga-lab/blob/main/lab-exmem_fir/vivado/vvd caravel_fpga_10mhz.tcl#L408-L1184



Create PS without TCL - (1)


Add IP



Create PS without TCL - (2)


- One HP port
- Refer to

https://github.com/bol-edu/caravel-soc_fpga-lab/blob/main/lab-exmem_fir/vivado/vvd_caravel_fpga_10mhz.tcl#L1174



Create PS without TCL - (3)


- Set Peripheral IO
- SPI flash
- Ethernet
- USB
- SD
- UART
- GPIO



Create PS without TCL - (4)


- DDR Configuration
- Memory part
 - https://github.com/bol-edu/caravel-soc_fpga-lab/blob/main/lab-exmem_fir/vivado/vvd_caravel_fpga_10mhz.tcl#L1123
- DQS to Clock Delay
 - https://github.com/bol-edu/caravel-soc_fpga-lab/blob/main/lab-exmem_fir/vivado/vvd_caravel
 fpga_10mhz.tcl#L1101-L1104
- Board Delay
 - https://github.com/bol-edu/caravel-soc_fpga-lab/blob/main/lab-exmem_fir/vivado/vvd_caravel
 _fpga_10mhz.tcl#L1067-L1070

Create AXI for peripheral




Create AXI for peripheral - (1)

```
set ps7_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1
ps7_0_axi_periph ]
```




Create AXI for peripheral - (2)

```
set_property -dict [ list CONFIG.NUM_MI {3}] $ps7_0_axi_periph
```



Without TCL, you can do the same way as page 10~13

Create Read ROM




Create Read ROM

```
set read_romcode_0 [ create_bd_cell -type ip -vlnv
xilinx.com:hls:read_romcode:0.0 read_romcode_0 ]
```




Create Reset

```
set rst_ps7_0_10M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0
rst_ps7_0_10M ]
```




Create SPI Flash




Create SPI Flash


```
set block_name spiflash
set block_cell_name spiflash_0
set spiflash_0 [create_bd_cell -type module -reference $block_name $block_cell_name]
```



Create SPI Flash without TCL




Create Caravel




Create Caravel


```
set block_name caravel
set block_cell_name caravel_0
set caravel_0 [create_bd_cell -type module -reference $block_name $block_cell_name]
```



Create DDR Port and IO Port for PS

```
set DDR_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:ddrx_rtl:1.0 DDR_0 ]
set FIXED_IO_0 [ create_bd_intf_port -mode Master -vlnv
xilinx.com:display_processing_system7:fixedio_rtl:1.0 FIXED_IO_0 ]
```









Create Interface Connection

```
1 connect bd intf net -intf net axi mem intercon M00 AXI [get bd intf pins axi mem intercon/M00 AXI]
[get bd intf pins processing system7 0/S AXI HP0]
2 connect bd intf net -intf net processing system7 0 DDR [get bd intf ports DDR 0] [get bd intf pins
processing system7 0/DDR1
3 connect bd intf net -intf net processing system7 0 FIXED IO [get bd intf ports FIXED IO 0]
[get_bd_intf_pins processing_system7 0/FIXED I0]
4 connect bd intf net -intf net processing system7 0 M AXI GP0 [get bd intf pins
processing system7 0/M AXI GP0] [get bd intf pins ps7 0 axi periph/S00 AXI]
5 connect bd intf net -intf net ps7 0 axi periph M00 AXI [get bd intf pins caravel ps 0/s axi control]
[get bd intf pins ps7 0 axi periph/M00 AXI]
6 connect_bd_intf_net -intf_net ps7_0_axi_periph_M01_AXI [get_bd_intf_pins output_pin_0/s_axi_control]
[get bd intf pins ps7 0 axi periph/M01 AXI]
7 connect_bd_intf_net -intf_net ps7_0_axi_periph_M02_AXI [get_bd_intf_pins ps7_0_axi_periph/M02_AXI]
[get bd intf pins read romcode 0/s axi control]
8 connect bd intf net -intf net read romcode 0 internal bram PORTA [get bd intf pins
blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_pins read_romcode_0/internal_bram_PORTA]
9 connect bd intf net -intf net read romcode 0 m axi BUSO [get bd intf pins axi mem intercon/S00 AXI]
[get bd intf pins read romcode 0/m axi BUS0]
```

Create Interface Connection






Create Port Connection

```
1 connect bd net -net blk mem gen 0 douta [get bd pins blk mem gen 0/douta] [get bd pins spiflash 0/romcode Dout A]
2 connect bd net -net caravel 0 flash clk [get bd pins caravel 0/flash clk] [get bd pins spiflash 0/spiclk]
3 connect bd net -net caravel 0 flash csb [get bd pins caravel 0/flash csb] [get bd pins spiflash 0/csb]
4 connect bd net -net caravel 0 flash io0 [get bd pins caravel 0/flash io0] [get bd pins spiflash 0/io0]
5 connect bd net -net caravel 0 mprj en [get bd pins caravel 0/mprj en] [get bd pins caravel ps 0/mprj en]
6 connect bd net -net caravel 0 mprj o [get bd pins caravel 0/mprj o] [get bd pins caravel ps 0/mprj out]
7 connect bd net -net caravel ps 0 mprj in [get bd pins caravel 0/mprj i] [get bd pins caravel ps 0/mprj in]
8 connect bd net -net output pin 0 outpin [get bd pins caravel 0/resetb] [get bd pins output pin 0/outpin]
9 connect bd net -net processing system7 0 FCLK CLK1 [get bd pins axi mem intercon/ACLK] [get bd pins axi mem intercon/M00 ACLK] [get bd pins
axi mem intercon/S00 ACLK] [get bd pins caravel 0/clock] [get bd pins caravel ps 0/ap clk] [get bd pins output pin 0/ap clk] [get bd pins
processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK] [get_bd_pins processing_system7_0/S_AXI_HP0_ACLK]
[get bd pins ps7 0 axi periph/ACLK] [get bd pins ps7 0 axi periph/M00 ACLK] [get bd pins ps7 0 axi periph/M01 ACLK] [get bd pins
ps7 0 axi periph/M02 ACLK] [get bd pins ps7 0 axi periph/S00 ACLK] [get bd pins read romcode 0/ap clk] [get bd pins
rst ps7 0 10M/slowest sync clk] [get bd pins spiflash 0/ap clk]
10 connect bd net -net processing system7 0 FCLK RESETO N [get bd pins processing system7 0/FCLK RESETO N] [get bd pins
rst ps7 0 10M/ext reset in]
11 connect bd net -net rst ps7 0 100M peripheral aresetn [get bd pins axi mem intercon/ARESETN] [get bd pins axi mem intercon/M00 ARESETN]
[get bd pins axi mem intercon/S00 ARESETN] [get bd pins caravel ps 0/ap rst n] [get bd pins output pin 0/ap rst n] [get bd pins
ps7 0 axi periph/ARESETN] [get bd pins ps7 0 axi periph/M00 ARESETN] [get bd pins ps7 0 axi periph/M01 ARESETN] [get bd pins
ps7 0 axi periph/M02 ARESETN] [get bd pins ps7 0 axi periph/S00 ARESETN] [get bd pins read romcode 0/ap rst n] [get bd pins
rst ps7 0 10M/peripheral aresetn]
12 connect bd net -net rst ps7 0 50M peripheral reset [get bd pins rst ps7 0 10M/peripheral reset] [get bd pins spiflash 0/ap rst]
13 connect bd net -net spiflash 0 io1 [get bd pins caravel 0/flash io1] [get bd pins spiflash 0/io1]
14 connect bd net -net spiflash 0 romcode Addr A [get bd pins blk mem gen 0/addra] [get bd pins spiflash 0/romcode Addr A]
15 connect bd net -net spiflash 0 romcode Clk A [get bd pins blk mem gen 0/clka] [get bd pins spiflash 0/romcode Clk A]
16 connect bd net -net spiflash 0 romcode Din A [get bd pins blk mem gen O/dina] [get bd pins spiflash O/romcode Din A]
17 connect bd net -net spiflash 0 romcode EN A [get bd pins blk mem gen 0/ena] [get bd pins spiflash 0/romcode EN A]
18 connect bd net -net spiflash 0 romcode Rst A [get bd pins blk mem gen 0/rsta] [get bd pins spiflash 0/romcode Rst A]
19 connect_bd_net -net spiflash_0_romcode_WEN_A [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins spiflash_0/romcode_WEN_A]
```

Create Port Connection



Create Address Segments

```
1 assign bd address -offset 0x40000000 -range 0x00010000 -target address space
[get bd addr spaces processing system7 0/Data] [get bd addr segs
caravel_ps_0/s_axi_control/Reg] -force
2 assign bd address -offset 0x40010000 -range 0x00010000 -target address space
[get bd addr spaces processing system7 0/Data] [get bd addr segs
output_pin_0/s_axi_control/Reg] -force
3 assign bd address -offset 0x40020000 -range 0x00010000 -target address space
[get_bd_addr_spaces processing_system7_0/Data] [get_bd_addr_segs]
read romcode 0/s axi control/Reg] -force
4 assign bd address -offset 0x00000000 -range 0x20000000 -target address space
[get bd addr spaces read romcode 0/Data m axi BUS0] [get bd addr segs
processing system7 0/S AXI HP0/HP0 DDR LOWOCM] -force
```

Create Address Segments

Open address editor



Validate and Save Block Design

```
1 validate_bd_design
2 save_bd_design
3 close_bd_design $design_name
```

Make Wrapper

```
set property REGISTERED WITH MANAGER "1" [get files design 1.bd ]
set property SYNTH CHECKPOINT MODE "Hierarchical" [get files design 1.bd ]
#call make wrapper to create wrapper files
if { [get property IS LOCKED [ get files -norecurse design 1.bd] ] == 1 } {
  import files -fileset sources 1 [file normalize
"${origin_dir}/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" ]
} else {
  set wrapper path [make wrapper -fileset sources 1 -files [ get files -norecurse design 1.bd] -top]
  add files -norecurse -fileset sources 1 $wrapper path
                                        Sources x Design Signals
                                                                   ? _ 0 6
                                        Q = + 7 00

→ Design Sources (7)
                                          > Global Include (2)
                                          > Non-module Files (2)
                                          > . caravel (caravel.v) (80)
                                          design 1 wrapper (design 1 wrapper.v) (1)
                                           spiflash (spiflash.v)
                                        > Constraints
                                         > Simulation Sources (7)
                                        > Dutility Sources
```

Hierarchy IP Sources Libraries Compile Order