

SOC Design

Caravel Testbench & Lab4-2 Explained

Jiin Lai



Objectives

Understand Caravel Testbench Structure, particularly, the relationship among

- 1. Firmware the c code runs on RISC-V
- 2. Testbench the verilog top module which composes
 - 1. Instance of Caravel design which includes user project
 - 2. Spiflash which is loaded with firmware .hex file
 - 3. Verilog code to interact with firmware/user-project through mprj pins

3. User Projects



Caravel Background Knowledge

Caravel SOC Introduction - Video

Topics	Author	duration	Video
System Block Diagram			
Reset POR	Tony		
Management Project Area	Tony		https://youtu.be/hblSphnvVYg
DLL, Configuration SPI	Tony	23:04	
Housekeep SPI	Willy	32:55	https://youtu.be/Vw3TGc-YV8E
GPIO	Willy		
SPI	Willy		
Memory-mapped IO	Willy		
Counter/Timer/UART	Hurry	31:36	https://youtu.be/-o87eNkqmPo
Wishbone	Josh	11:37	https://youtu.be/Xvk4jCB9I7U
IRQ	Josh	10:26	https://youtu.be/G3oT0DJfZMk
SRM	Josh	4:56	https://youtu.be/X8sMMfrXKac
User Project Interface	Josh	12:42	https://youtu.be/0nelx5DOK1g
Testbench	Josh		
Firmware	Josh		

Caravel SOC ppt: https://github.com/bol-edu/caravel-soc_fpga-lab/tree/main/caravel-soc-ppt




Reference - Must Study

Firmware

- ppt: https://github.com/bol-edu/caravel-soc_fpga-lab/blob/main/caravel-soc_ppt/caravel-intr-sram-wb-usrprj-firmware_josh.pdf
- Video: <u>https://www.youtube.com/watch?v=Onelx5DOK1g&list=PL5CoDA0gtOHVeF4Fk</u> otwDY-buLVloeGzf&index=1&t=5s
- GPIO / MMIO
 - ppt: https://github.com/bol-edu/caravel-soc fpga-lab/blob/main/caravel-soc-ppt/caravel-hk-gpio-spi-mmio willy.pdf
 - Video: https://youtu.be/Vw3TGc-YV8E




Caravel Harness






Caravel Simulation Verification System





Counter - WB



counter_wb_tb.v: https://github.com/bol-edu/caravel-soc/blob/main/testbench/counter_wb/counter_wb_tb.v
counter_wb.c: https://github.com/bol-edu/caravel-soc/blob/main/testbench/counter_wb/counter_wb.c
user_proj_example.counter.v: https://github.com/bol-edu/caravel-soc/blob/main/rtl/user/user_proj_example.counter.v



Caravel Memory Map IO (defs.h)

Address		0x 25 00 00 08 Logic Analyzer Data 2
(bytes)	Function	0x 25 00 00 0c Logic Analyzer Data 3
0x 00 00 00 00	Flash SPI / overlaid SRAM (4k words) start of memory block	0x 25 00 00 10 Logic Analyzer Enable 0
0x 00 00 3f ff	End of SRAM	0x 25 00 00 14 Logic Analyzer Enable 1
0x 10 00 00 00	Flash SPI start of program block. Program to run starts here on reset (see :ref: SPI Flash initialization <initial_spi_instruction_sequence>`).</initial_spi_instruction_sequence>	0x 25 00 00 18 Logic Analyzer Enable 2
0x 10 ff ff ff	Maximum SPI flash addressable space (16MB) with QSPI 3-byte addressing	0x 25 00 00 1c Logic Analyzer Enable 3
0x 1f ff ff ff	Maximum SPI flash addressable space (32MB)	0x 26 00 00 00 User project area GPIO data (L)
0x 20 00 00 00	UART clock divider select (:ref:`reg_uart_clkdiv`)	0x 26 00 00 04 User project area GPIO data (H)
0x 20 00 00 04	UART data (:ref:`reg_uart_data`)	0x 26 00 00 08 User project area GPIO data transfer (bit 0, auto-zeroing)
0x 20 00 00 08	UART enable (:ref:`reg_uart_enable`)	0x 26 00 00 0c
0x 21 00 00 00	GPIO input/output (bit 16/bit 0) (:ref:`reg_gpio_data`). 1 general-purpose digital, management area only.	
0x 21 00 00 04	GPIO output enable (:ref:\reg_gpio_ena')	0x 26 00 00 a0 User project area GPIO mprj_io[37] configure
0x 21 00 00 08	GPIO pullup enable (:ref:reg gpio pu')	0x 26 00 00 a4 User project area GPIO power[0] configure (currently undefined/unused)
0x 21 00 00 0c	GPIO pulldown enable (:ref:'reg_gpio_pd')	
		0x 26 00 00 b4 User project area GPIO power[3] configure (currently undefined/unused)
0x 22 00 00 00	Counter/Timer 0 configuration register (:ref:`reg_timer0_config')	0x 2d 00 00 00 QSPI controller config (:ref:\reg_spictrl\reg)
0x 22 00 00 04	Counter/Timer 0 current value (:ref:`reg_timer0_value`)	0x 2f 00 00 00 PLL clock output destination (:ref: reg_pll_out_dest')
0x 22 00 00 08	Counter/Timer 0 reset value (:ref:`reg_timer0_data`)	0x 2f 00 00 04 Trap output destination (:ref:\reg_trap_out_dest')
0x 23 00 00 00	Counter/Timer 1 configuration register (:ref:\hat{reg_timer1_config})	0x 2f 00 00 08 IRQ 7 input source (:ref:`reg_irq7_source`)
0x 23 00 00 04	Counter/Timer 1 current value (:ref:\reg_timer1_value\reg)	0x 30 00 00 00 User area base. A user project may define additional Wishbone responder modules starting at this address.
0x 23 00 00 08	Counter/Timer 1 reset value (:ref:`reg_timer1_data`)	0x 80 00 00 00 QSPI controller
0x 24 00 00 00	SPI controller configuration register (:ref:\reg_spi_config')	0x 90 00 00 00 :ref:`storage-area-sram`
0x 24 00 00 08	SPI controller data register (:ref:`reg_spi_data`)	0x a0 00 00 00 Any responder 1
0x 25 00 00 00	Logic Analyzer Data 0	0x b0 00 00 00 Any responder 2
0x 25 00 00 04	Logic Analyzer Data 1	



firmware/caravel.h - MMIO

```
#define reg mprj xfer (*(volatile uint32 t*)0x26000000)
#define reg mprj pwr (*(volatile uint32 t*)0x26000004)
#define reg mprj irq (*(volatile uint32 t*)0x26100014)
#define reg mprj datal (*(volatile uint32 t*)0x2600000c)
#define reg mprj datah (*(volatile uint32 t*)0x26000010)
#define reg mprj io 0 (*(volatile uint32 t*)0x26000024)
#define reg mprj io 1 (*(volatile uint32 t*)0x26000028)
#define reg mprj io 2 (*(volatile uint32 t*)0x2600002c)
#define reg mprj io 3 (*(volatile uint32 t*)0x26000030)
#define reg mprj io 4 (*(volatile uint32 t*)0x26000034)
#define reg mprj io 5 (*(volatile uint32 t*)0x26000038)
#define reg mprj io 6 (*(volatile uint32 t*)0x2600003c)
#define reg mprj io 7 (*(volatile uint32 t*)0x26000040)
#define reg mprj io 8 (*(volatile uint32 t*)0x26000044)
#define reg mprj io 9 (*(volatile uint32 t*)0x26000048)
#define reg mprj io 10 (*(volatile uint32 t*)0x2600004c)
#define reg mprj io 11 (*(volatile uint32 t*)0x26000050)
#define reg mprj io 12 (*(volatile uint32 t*)0x26000054)
#define reg mprj io 13 (*(volatile uint32 t*)0x26000058)
#define reg mprj io 14 (*(volatile uint32 t*)0x2600005c)
#define reg mprj io 15 (*(volatile uint32 t*)0x26000060)
#define reg_mprj_io_16 (*(volatile uint32 t*)0x26000064)
#define reg mprj_io_17 (*(volatile uint32 t*)0x26000068)
#define reg mprj io 18 (*(volatile uint32 t*)0x2600006c)
#define reg mprj io 19 (*(volatile uint32 t*)0x26000070)
#define reg mprj io 20 (*(volatile uint32 t*)0x26000074)
#define reg mprj io 21 (*(volatile uint32 t*)0x26000078)
#define reg mprj io 22 (*(volatile uint32 t*)0x2600007c)
```

```
#define reg_mprj_io_23 (*(volatile uint32_t*)0x26000080)
#define reg_mprj_io_24 (*(volatile uint32_t*)0x26000084)
#define reg_mprj_io_25 (*(volatile uint32_t*)0x26000088)
#define reg_mprj_io_26 (*(volatile uint32_t*)0x2600008c)

#define reg_mprj_io_27 (*(volatile uint32_t*)0x26000090)
#define reg_mprj_io_28 (*(volatile uint32_t*)0x26000094)
#define reg_mprj_io_29 (*(volatile uint32_t*)0x26000098)
#define reg_mprj_io_30 (*(volatile uint32_t*)0x2600009c)
#define reg_mprj_io_31 (*(volatile uint32_t*)0x2600000ad)

#define reg_mprj_io_33 (*(volatile uint32_t*)0x2600000ad)
#define reg_mprj_io_34 (*(volatile uint32_t*)0x2600000ac)
#define reg_mprj_io_35 (*(volatile uint32_t*)0x2600000bd)
#define reg_mprj_io_36 (*(volatile uint32_t*)0x2600000bd)
#define reg_mprj_io_37 (*(volatile uint32_t*)0x2600000b8)
```



rtl/header/user_defines.v

The power-on configuration for GPIO 0 to 4 is fixed and cannot be modified (allowing the SPI and debug to always be accessible unless overridden by a flash program)

`define	USER CONFIG GPIO 5 INIT	GPIO MODE MGMT STD INPUT NOPULL
`define	USER CONFIG GPIO 6 INIT	GPIO MODE MGMT STD INPUT NOPULL
`define	USER CONFIG GPIO 7 INIT	GPIO MODE MGMT STD INPUT NOPULL
`define	USER CONFIG GPIO 8 INIT	GPIO MODE MGMT STD INPUT NOPULL
`define	USER CONFIG GPIO 9 INIT	GPIO MODE MGMT STD INPUT NOPULL
`define	USER CONFIG GPIO 10 INIT	GPIO MODE MGMT STD INPUT NOPULL
`define	USER CONFIG GPIO 11 INIT	GPIO MODE MGMT STD INPUT NOPULL
`define	USER CONFIG GPIO 12 INIT	GPIO MODE MGMT STD INPUT NOPULL
`define	USER_CONFIG_GPIO_13_INIT	`GPIO_MODE_MGMT_STD_INPUT_NOPULL

Mask bit	Default	Description
10-12	001	Digital mode
9	TODO	input voltage trip point select
8	0	slow slew (0 - fast slew, 1 - slow slew)
7	TODO	analog bus polarity
6	TODO	analog bus select
5	TODO	analog bus enable (0 - disabled, 1 - enabled)
4	TODO	IB mode select
3	0	input disable (0 - input enabled, 1 - input disabled)
2	0	hold override value (value is the value during hold mode)
1	1	output disable (0 - output enabled, 1 - output disabled)
0	1	management control enable (0 - user control, 1 - management control)

```
GPIO 14 to 24 are used on caravel but not caravan
define USER CONFIG GPIO 14 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 15 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 16 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 17 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 18 INIT 'GPIO MODE MGMT STD
define USER CONFIG GPIO 19 INIT
                                GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 20 INIT `GPIO MODE MGMT STD INPUT NOPULL`
define USER CONFIG GPIO 21 INIT
                                GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 22 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 23 INIT 'GPIO MODE MGMT STD INPUT
define USER CONFIG GPIO 24 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 25 INIT 'GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 26 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 27 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 28 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 29 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 30 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 31 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 32 INIT
                                GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 33 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 34 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 35 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 36 INIT `GPIO MODE MGMT STD INPUT NOPULL
define USER CONFIG GPIO 37 INIT `GPIO MODE MGMT STD INPUT NOPULL
```



testbench/counter_la/counter_la.c

```
void main()
       reg_mprj_io_31 = GPIO_MODE_MGMT_STD_OUTPUT;
       reg mprj io 16 = GPIO MODE MGMT STD OUTPUT;
       reg_mprj_io_15 = GPIO_MODE_USER_STD_OUTPUT;
       reg_mprj_io_0 = GPIO_MODE_USER_STD_OUTPUT;
       reg mprj io 6 = GPIO MODE MGMT STD OUTPUT;
   // Now, apply the configuration
   reg mprj xfer = 1;
   while (reg mprj xfer == 1);
   // Flag start of the test
   reg mprj datal = 0xAB4000000;
   reg mprj datal = 0xAB510000;
```



Firmware: counter_wb (defs.h, caravel.h)

```
#include <defs.h>
#include <stub.c>
#define reg mprj slave (*(volatile uint32 t*) 0x30000000)
 reg_mprj_io_31 = GPIO_MODE_MGMT_STD_OUTPUT;
 reg_mprj_io_30 = GPIO MODE MGMT STD OUTPUT;
 reg mprj io 29 = GPIO MODE MGMT STD OUTPUT;
 reg mprj io 28 = GPIO MODE MGMT STD OUTPUT;
 reg mprj io 27 = GPIO MODE MGMT STD OUTPUT;
 reg_mprj_io_26 = GPIO_MODE_MGMT_STD_OUTPUT;
 reg_mprj_io_25 = GPIO_MODE_MGMT_STD_OUTPUT;
 reg_mprj_io_24 = GPIO_MODE_MGMT_STD_OUTPUT;
 reg mprj io 23 = GPIO MODE MGMT STD OUTPUT;
 reg mprj io 22 = GPIO MODE MGMT STD OUTPUT;
 reg_mprj_io_21 = GPIO_MODE_MGMT_STD_OUTPUT;
 reg mprj io 20 = GPIO MODE MGMT STD OUTPUT;
 reg_mprj_io_19 = GPIO_MODE_MGMT_STD_OUTPUT;
 reg_mprj_io_18 = GPIO_MODE_MGMT_STD_OUTPUT;
 reg mprj io 17 = GPIO MODE MGMT STD OUTPUT;
 reg mprj io 16 = GPIO MODE MGMT STD OUTPUT;
  /* Apply configuration */
  reg mprj xfer = 1;
  while (reg mprj xfer == 1);
```

```
// Flag start of the test
  reg_mprj_datal = 0xAB600000;

reg_mprj_slave = 0x00002710;
  reg_mprj_datal = 0xAB610000;
  if (reg_mprj_slave == 0x2B3D) {
     reg_mprj_datal = 0xAB610000;
  }
```

caravel.h

```
#define reg_mprj_xfer (*(volatile uint32_t*)0x26000000)
#define reg_mprj_pwr (*(volatile uint32_t*)0x26000004)
#define reg_mprj_irq (*(volatile uint32_t*)0x26100014)
#define reg_mprj_datal (*(volatile uint32_t*)0x2600000c)
#define reg_mprj_datah (*(volatile uint32_t*)0x26000010)
```

firmware: https://github.com/bol-edu/caravel-soc/blob/main/firmware/defs.h
<a href="https://github.com/bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/caravel-soc/blob/main/firmware/caravel-bol-edu/c



Testbench

```
initial begin
    wait(checkbits == 16'hAB60);
    $display("Monitor: MPRJ-Logic WB Started");
    wait(checkbits == 16'hAB61);
    $display("Monitor: Mega-Project WB (RTL) Passed");
    $finish;
end
```



User Project – user_proj_example.counter.v

```
module user proj example #(
  parameter BITS = 32
 // Wishbone Slave ports (WB MI A)
 input wb clk i,
 input wb rst i,
 input wbs stb i,
 input wbs cyc i,
 input wbs we i,
 input [3:0] wbs sel i,
 input [31:0] wbs dat i,
 input [31:0] wbs adr i,
  output wbs_ack_o,
  output [31:0] wbs_dat_o,
 // Logic Analyzer Signals
  input [127:0] la data in,
  output [127:0] la data out,
 input [127:0] la oenb,
 // IOs
 input ['MPRJ IO PADS-1:0] io in,
  output ['MPRJ IO PADS-1:0] io out,
  output ['MPRJ IO PADS-1:0] io oeb,
 // IRO
  output [2:0] irg
```

```
// WB MI A
 assign valid = wbs cyc i && wbs stb i;
 assign wstrb = wbs sel i & {4{wbs we i}};
 assign wbs_dat_o = rdata;
 assign wdata = wbs dat i;
 // 10
  assign io out = count;
 assign io oeb = {(`MPRJ IO PADS-1){rst}};
 // IRQ
 assign irq = 3'b000;
                            // Unused
 // LA
 assign la data out = {{(127-BITS){1'b0}}, count};
 // Assuming LA probes [63:32] are for controlling the count register
 assign la write = ~la oenb[63:32] & ~{BITS{valid}};
 // Assuming LA probes [65:64] are for controlling the count clk & reset
 assign clk = (^{\sim}la oenb[64])? la data in[64]: wb clk i;
 assign rst = (~la oenb[65]) ? la data_in[65]: wb_rst_i;
```

module: counter

```
always @(posedge clk) begin
    if (reset) begin
      count <= 0:
      ready \leq 0;
    end else begin
      ready <= 1'b0;
      if (~|la write) begin
        count <= count + 1:
      end
      if (valid && !ready) begin
        ready <= 1'b1;
        rdata <= count;
        if (wstrb[0]) count[7:0] <= wdata[7:0];
        if (wstrb[1]) count[15:8] <= wdata[15:8];
        if (wstrb[2]) count[23:16] <= wdata[23:16];
        if (wstrb[3]) count[31:24] <= wdata[31:24];
      end else if (|la write) begin
        count <= la write & la input;
      end
    end
  end
```



```
user_project
 firmware
                                                                                  // WB MI A
                                                                                                                                              always @(posedge clk) begin
 // Flag start of the test
                                                                                   assign valid = wbs_cyc_i && wbs_stb_i;
                                                                                                                                                  if (reset) begin
                                                                                   assign wstrb = wbs_sel_i & {4{wbs_we_i}};
                                                                                                                                                    count <= 0:
    reg_mprj_data{ = 0xAB600000;
                                                                                   assign wbs dat o = rdata;
                                                                                                                                                    ready \leq 0;
                                                                                   assign wdata = wbs_dat_i;
                                                                                                                                                  end else begin
                                                                                                                                                    ready <= 1'b0;
                                                                                   // 10
                                                                                                                                                   if (~|la_write) begin
    reg mprj slave \Rightarrow 0x00002710;
                                                                                    assign io out = count;
                                                                                                                                                     count <= count + 1;
                                                                                                                                                    end
                                                                                   assign io oeb = {(`MPRJ IO PADS-1){rst}};
    reg_mprj_datal = \(\infty xAB610000\);
                                                                                                                                                   if (valid && !ready) begin
    if (reg_mprj_slave \= 0x2B3D)\(\frac{1}{2}\)
                                                                                                                                                      readv <= 1'b1;
                                                                                   // IRQ
                                                                                                                                                      rdata <= count:
                                                                                   assign irq = 3'b000;
                                                                                                         // Unused
        reg_mprj_datal =\0xAB610000;
                                                                                                                                                     if (wstrb[0]) count[7:0] <= wdata[7:0];
                                                                                   // LA
                                                                                                                                                     if (wstrb[1]) count[15:8] <= wdata[15:8];
                                                                                   assign la data out = {{(127-BITS){1'b0}}, count};
                                                                                                                                                     if (wstrb[2]) count[23:16] <= wdata[23:16];
                                                                                   // Assuming LA probes [63:32] are for controlling the count register
                                                                                                                                                     if (wstrb[3]) count[31:24] <= wdata[31:24];
                                                                                   assign la_write = ~la_oenb[63:32] & ~{BITS{valid}};
                                                                                                                                                    end else if (|la write) begin
                                                                                   // Assuming LA probes [65:64] are for controlling the count clk & reset
                                                                                                                                                      count <= la write & la input;
                                                                                   assign clk = (^{\sim}la oenb[64]) ? la data in[64]: wb clk i;
                                                                                                                                                    end
                                                                                   assign rst = (~la_oenb[65]) ? la_data_in[65]: wb_rst_i;
                                                                                                                                                  end
                                                                                                                                                end
Testbench
 initial begin
        wait(checkbits == 16'hAB60);
        $display("Monitor: MPRJ-Logic WB Started");
        wait(checkbits == 16'hAB61);
        $display("Monitor: Mega-Project WB (RTL) Passed");
        $finish;
```




end

Lab 4-2 - Caravel FIR



Design Scope & Hierarchy



Module to design

RAM module provided

From previous project



fir.c in Lab4-1, Lab4-2

- Lab4-1
 - fir.c calucates $y[t] = \Sigma (h[i] * x[t i])$
 - The compiled fir.hex is loaded into bram in user-project area

- Lab4-2
 - y[t] = Σ (h[i] * x[t i] is calucated in hardware accelerator (fir.v)
 - fir_control.c (let's rename it to avoid confuse) is the firmware
 - Control the hardware accelerator (fir.v)
 - Communicate with testbench



RTL Design

- exmem-FIR: Use design from Lab4-1
- verilog-FIR: Use design from Lab3
- WB-AXI: Wishbone to AXI-lite, AXI-S interface conversion
 - Refer to configuration address map
 - If wb address is in the range 3000_0000 3000_007F, read/write convert to Axilite
 - If wb address is 3000_0080 (send X[n])
 - write transaction converts to axi stream master to send data to verilog-FIR
 - If read, return previous written X. Note every transaction has to have completion, otherwise, system hang
 - If wb address is 3000_0084 (read Y[n])
 - Read transaction, converts to axi-stream slave to read Y[n] from verilog-FIR
 - Write transaction, ignore, and return ack
- WB-Decode: decode wishbone transaction address and dispatch to exmem-FIR, and WB-AXI
 - Interface with user_project_example
 - Address 3000_xxxx transaction sent to WB_AXI
 - Address 3800_xxxx, transaction sent to exmem-FIR



Firmware: fir_control.c

- 0. Firmware code loaded into exmem and execute from it (refer Lab4-1)
- 1. Initialization code:
 - 1. Configure mprj pin, e.g. direction (in/out), select output from risc-v or user-project ...
 - 2. Define mmio registers , e.g.
 - 1. #define reg fir control (*(volatile uint32 t*)0x38000000)
 - 2. #define reg_fir_coeff (*(volatile uint32_t*)0x38000040)
 - 3. #define reg_fir_x(*(volatile uint32_t*)0x38000080)
 - 4. #define reg_fir_y(*(volatile uint32_t*)0x38000084)
- 2. Program coeff, len by simple, e.g. reg_fir_coeff_0 = xx
- RISC-V outputs a StartMark 'hA5 on mprj[23:16] to notify Testbench to start latency-timer (in testbench)
 reg_mprj_datal = 0x00A50000;
- 4. RISC-V sends X[n] to FIR (note: make sure FIR is readily to accept X[n)) : reg_fir_x = value
- 5. RISC-V receives Y[n] from FIR (note: make sure Y[n] is ready y_value = reg_fir_y;
- 6. Repeat 3, 4, until len of Y[n] is received
- 7. When finish, write final Y (Y[7:0] output to mprj[31:24]), EndMark ('h5A mprj[23:16]), record the latency-timer
- 8. Testbench check correctness by checking mprj[31:24], and print out the latency-timer.
- 9. Repeat 2-7 for three times, and record and add up the latency timer



Test Data

- Due to Caravel SOC has only limited data memory, and there is no file system for the data file.
- The tap parameters is defined in the program code (Global data)
 int[10:0] tap = {tap0, tap1, tap2, ... };
- The data set is generated by RISC-V program. Using the following loop to generate X[n] data_length = 64

```
// Design your own sequence — area for optimization
for(n = 0; n < data_length; n++) {
    x[n] = n;
    // send x[n] to FIR
    // receive y[n] from FIR
}</pre>
```



Configuration Register Address map (Suggested)

```
User Project Memory Starting: 3800 0000
User Project FIR Base Address: 3000 0000
0x00 -
           [0] - ap start (r/w)
                      set, when ap start signal assert
                      reset, when start data transfer, i.e. 1st axi-stream data come in
            [1] – ap done (ro) -> when FIR process all the dataset, i.e. receive tlast and last Y generated/transferred
            [2] – ap_idle (ro) -> indicate FIR is actively processing data
            [3] – Reserved (ro) -> read zero
            [4] – X[n]_ready to accept input (ro) -> X[n] is ready to accept input.
            [5] - Y[n] is ready to read -> set when Y[n] is ready, reset when 0x00 is read
0x10-14 - data-length
0x40-7F – Tap parameters, (e.g., 0x20-24 Tap0, in sequence ...
0x80-83 - X[n] input (r/w)
0x84-87 - Y[n] output (ro)
```

