

# NYCU-EE IC LAB - SPRING2024

## Lab07 Exercise

### Design: Matrix Multiplication with Clock Domain Crossing

#### Data Preparation


1. Extract Lab directory from TA's directory:

```
% tar -xvf ~iclabTA01/Lab07.tar
```

#### Basic Concept

In this lab, you will receive matrix  $A_{16 \times 1}$  and matrix  $B_{1 \times 16}$  and you should calculate  $A_{16 \times 1} * B_{1 \times 16} = C_{16 \times 16}$ . Then, output the matrix  $C$  element by element. The detailed structure is described below.

1. The input matrix  $A$  and matrix  $B$  is given in  $\text{clk1}$  domain.
2. Use Handshake synchronizer to transfer the data into  $\text{clk2}$  domain.
3. Calculate the result in  $\text{clk2}$  domain.
4. Use FIFO synchronizer to transfer the data to  $\text{clk1}$  domain.
5. Output the result element by element in the  $\text{clk1}$  domain.



## Design Description

In this lab, you are asked to implement Matrix Multiplication.


For input signal in\_matrix\_A and in\_matrix\_B, you will receive the matrix element as the following sequence:


$$A_0, A_1, A_2, \dots, A_{13}, A_{14}, A_{15}$$
$$B_0, B_1, B_2, \dots, B_{13}, B_{14}, B_{15}$$

After implement the Matrix Multiplication:  $A_{16 \times 1} * B_{1 \times 16} = C_{16 \times 16}$ . You should output the result as the following sequence:

$$C_0, C_1, C_2, \dots, C_{253}, C_{254}, C_{255}$$
[illegible]

In this lab, you will also deal with the CDC (cross-chronological domain) problem. The Handshake synchronizer is used to cross `clk1` to `clk2`. The FIFO synchronizer is used to cross `clk2` to `clk1`. Handshake and FIFO circuit structures are shown below:





In this lab, you should use JG to verify the CDC design. After run the JG, there should not be error message in console, violation message and anything in violation.csv. (like the figure below)

```

session_0
WARNING (WDC241): At least one SDC clock exceeded maximum factor 10 after normalization.
The proportions of their periods cannot be kept among their factors.
WARNING (WCK028): The clock "clk1" was declared with an absolute factor of 14.
The presence of slow clocks - with absolute factor greater than 10 - can cause major performance issues during proof.
WARNING (WCK028): The clock "clk3" was declared with an absolute factor of 20.
The presence of slow clocks - with absolute factor greater than 10 - can cause major performance issues during proof.
[<embedded>] % check cdc -protocol check -generate
WARNING (WRS035): The declared reset file does not initialize all flops/latches. Use the command "reset -sequence" or
reset files that contain internal signals to avoid spurious counterexamples. If your reset file already contains
internal signals use the switch "-include_internal" to reset internal flops/latches.
[<embedded>] % check cdc -waiver -prove
WARNING (WDC021): You have not created CDC conditional waiver checks yet; nothing to prove.
Run "check_cdc -waiver -add" to manually create conditional waivers.
Run "check_cdc -waiver -generate" to automatically create conditional waivers.

```

CDC Configuration					Review Violations				
Port Configuration	Signal Configuration	Clock Configuration	CDC Rules		Filter on Message				
Signal	Type	Role	Clock Configuration Source						
✓ clk1	Primary_Input	Clock	SDC						
✓ clk2	Primary_Input	Clock	SDC						
✓ rst_n	Primary_Input	Reset	SDC						
✓ in_valid	Primary_Input	Data	SDC						
✓ in_matrix_A	Primary_Input	Data	SDC						
✓ in_matrix_B	Primary_Input	Data	SDC						
✓ out_valid	Primary_Output	Data	SDC						
✓ out_matrix	Primary_Output	Data	SDC						

Violation Key	Violation Type	Check	Tag	Severity	Rule Value	Design Value	Failure Reason	# Pairs	Source Reset Domain	Destination Re

## Inputs

I/O	Signal name	Bits	Description
Input	<b>clk1</b>	1	In 01_RTL : Positive edge trigger clock by clock 1 with 4 different clock period 4.1ns, 7.1ns, 17.1ns, 47.1ns In 03_GATE : Positive edge trigger clock by clock 1 with clock period 47.1ns
Input	<b>clk2</b>	1	Positive edge trigger clock by clock 2 with clock period 10.1 ns
Input	<b>rst_n</b>	1	Asynchronous reset active low reset
Input	<b>in_valid</b>	1	Indicate in_matrix_A and in_matrix_B signals are valid when in_valid is high level. This signal is triggered by <b>clk1 for 16 cycles</b>
Input	<b>in_matrix_A</b>	4	The <b>unsigned</b> data for Matrix Multiplication. These 16 data are for matrix $A_{16 \times 1}$ . This signal is triggered by <b>clk1 for 16 cycles</b>
Input	<b>in_matrix_B</b>	4	The <b>unsigned</b> data for Matrix Multiplication. These 16 data are for matrix $B_{1 \times 16}$ . This signal is triggered by <b>clk1 for 16 cycles</b>

## Outputs

I/O	Signal name	Bits	Description
output	<b>out_valid</b>	1	Should be set to low after reset and not be raised when <b>invalid</b> is high. Should set to high when your <b>out_matrix</b> is ready. Should be pulled up for 256 cycles, not required to be continuous. This signal is triggered by <b>clk1</b> .
output	<b>out_matrix</b>	8	The <b>unsigned</b> result for matrix multiplication. Should be output for 256 cycles, not required to be continuous. This signal is triggered by <b>clk1</b> .

## Specifications

---

### Top module

1. Top module name : MM\_TOP (File name: MM\_TOP.v)
2. Submodule name : CLK\_1\_MODULE, CLK\_2\_MODULE  
(File name: DESIGN\_MODULE.v)
3. Synchronizer name : Handshake\_syn, FIFO\_syn  
(File name: Handshake\_syn.v, FIFO\_syn.v in synchronizer folder)
4. Synchronizer from TA: NDFF\_syn, NDFF\_BUS\_syn  
(File name: NDFF\_syn.v, NDFF\_BUS\_syn.v in synchronizer folder)
5. Dual port SRAM : DUAL\_64X8X1BM1 (04\_MEM folder)  
(Words: 64, Bits: 8, Dual port SRAM)
6. Input pins : **clk1, clk2, rst\_n, in\_valid, [3:0] in\_matrix\_A, [3:0] in\_matrix\_B**  
Output pins : **out\_valid, [7:0] out\_matrix**

### Reset

7. Use **asynchronous** reset active low architecture.
8. The reset signal (rst\_n) would be given only once at the beginning of simulation.  
All output signals should be reset after the reset signal is asserted.

### Input/Output Signal

9. Input and output data are synchronous to clk1.
10. The out\_matrix should be correct when out\_valid is high.
11. The out\_matrix should be reset after your out\_valid is pulled down.
12. Output signal out\_valid and out\_matrix **should be zero when in\_valid is high.**
13. The next input pattern will come in 1~3 clk1 cycles after getting 256 output data.
14. The output should be raised for 256 cycles and is not required to be continuous.

### Synthesis and Prime Time

15. Output delay is 0.5 \* clk1 Clock Period.
16. Input delay is 0.5 \* clk1 Clock Period.
17. The output loading is set to 0.05.
18. **Your design area should not > 2000000.**
19. In the synchronizer you design, please use the NDFF\_syn, NDFF\_BUS\_syn, provided by TA if needed. Prime Time will ONLY **set\_annotated\_check** to the NDFF\_syn module provided by TA.
20. The MM\_TOP.sdc is complete by TA. **DO NOT modify it.** This file is to set the asynchronous clock groups of clk1 and clk2.

```
set_clock_groups -name group1 -asynchronous -group {clk1} -group {clk2}
```

21. After synthesis, check the “MM\_TOP.area” and “MM\_TOP.timing” in the folder “Report”. The area report is valid only when the slack in the end of “MM\_TOP.timing” is **non-negative**.

22. The synthesis result cannot contain any **latch, error, violation, mismatch** (in syn.log).
23. After run Prime Time, the slack in the end of “MM\_TOP\_pt.timing” should be also non-negative.
24. The Prime Time result cannot contain any **error, violation** (in syn.log).

#### **Gate level simulation**

25. **You can't have timing violation in gate-level simulation.**

#### **Clock period and Latency**

26. The design should be able to operate at different output cycles. Please take advantage of the FIFO synchronizers. **TA will demo your design at 4 different clk1 period (4.1ns, 7.1ns, 17.1ns, 47.1ns) in the 01\_RTL stage.**
27. **In the 02\_SYN and 03\_GATE stages, the clk1 period will be fixed at 47.1ns, and latency is calculated based on this.**
28. The latency is from the falling edge of in\_valid to the falling edge of out\_valid for the last output, including the output cycles!!!!!!
29. Your latency should be **smaller than 5000 cycles in clk1.**

#### **Dos and Don'ts**

30. **Changing top module is prohibited.**
31. Don't use Designware IP.
32. **Calculate the result in CLK\_2\_MODULE, use CLK\_1\_MODULE to perform the Matrix Multiplication is prohibited.**
33. **Changing clock period is prohibited. Use the clocks listed above.**
34. TA had generated dual port SRAM for the FIFO synchronizer, and the files are stored in 04\_MEM. **Don't modify them.**
35. **You should use dual port SRAM provided by TA to design your FIFO synchronizers to maintain the fairness of area performance.**
36. **Don't modify the parameter “WIDTH” in Handshake\_syn.v and FIFO\_syn.v**
37. Don't use any wire/reg/submodule/parameter name called \*error\*, \*congratulation\*, \*pass\*, \*latch\* or \*fail\* otherwise you will fail the lab. Note: \* means any char in front of or behind the word. e.g: error\_note is forbidden.
38. Don't write chinese comments or other language comments in the file you turned in. Otherwise, **you will get 5 deduct points.**

#### **Supplement**

39. Some pre-defined flags are reserved for you to optimize your design.
40. It's acceptable for the following two warning.

```
Warning-[SDFCOM_CFTC] Cannot find timing check
MM_TOP_SYN_pt.sdf, 35902
module: QDFFRBS, "instance: TESTBED.I MM.u FIFO_syn_wptr_reg_0 "
SDF Warning: Cannot find timing check $hold(posedge CK,posedge RB,...)
```



## Grading Policy

---

- ◆ Function correct 70% (01\_RTL to 03\_GATE, 4 different clk1 cycle times in 01\_RTL)
- ◆ Jasper Gold correct 25%
- ◆ Performance: Latency \* Area<sup>2</sup> 5% (Latency is calculated in clk1)  
If you didn't pass Function or JG, your score would not include performance.
- ◆ The grade of 2nd demo would be 30% off.  
Ex1: Pass function but fail JG in 1st demo. 70%  
Ex2: Pass function and JG in 2nd demo. (70% + 25% + performance 5%) \* 0.7
- ◆ The latency is from the falling edge of in\_valid to the falling edge of out\_valid for the last output, including the output cycles.

## Note

---


- Template folders and reference commands:
1. 01\_RTL/ (RTL simulation)
    - I. **./01\_run\_vcs\_rtl (<CYCLE\_TIME\_clk1>)**  
The default of CYCLE\_TIME\_clk1 is 47.1ns.
  2. 02\_SYN/ (Synthesis)
    - I. **./01\_run\_dc\_shell**  
(Check the design which contains **latch and error** or not in **syn.log**)
    - II. **./02\_run\_pt**  
(**set\_annotated\_check** for the first FF of NDFF synchronizer)  
(Check the design's timing in /Report/ MM\_TOP\_pt.timing)
  3. 03\_GATE\_SIM/ (GL simulation)
    - I. **./01\_run\_vcs\_gate**  
(We will only run 47.1ns for clk1 period in 03 Gate Level simulation)  
(Check no timing violation)
  4. 05\_JG/ (CDC verification)
    - I. **./01\_run\_jg**
  5. 09\_SUBMIT/ (submit file)
    - I. **./00\_tar**
    - II. **./01\_submit**
    - III. **./02\_check**

**1<sup>st</sup> demo deadline: 2024/4/22 (Mon.) 12:00:00**  
**2<sup>nd</sup> demo deadline: 2024/4/24 (Wed.) 12:00:00**
  6. You can key in **./09\_clean\_up** to clear all log files and dump files in each folder.

7. You need to upload your design and system will name them as **DESIGN\_module\_iclabxx.v**, **Handshake\_syn\_iclabxx.v** and **FIFO\_syn\_iclabxx.v**. (you should check with ./02\_check)
8. If the uploaded file violating the naming rule, you will get 5 deduct points.

### Waveform Example

1. Asynchronous reset and active-low and reset all output.
2. 16 cycles for input signals



3. 256 cycles for output signals and not required to be continuous

