

NYCU-EE IC LAB – Spring 2024

Lab04 Exercise

Design: Convolution Neural Network

Data Preparation

1. Extract file from TA's directory:
`% tar xvf ~iclabTA01/Lab04.tar`
2. The extracted LAB directory contains:
 - a. **00_TESTBED**
 - b. **01_RTL**
 - c. **02_SYN**
 - d. **03_GATE**
 - e. **09_SUBMIT**

Design Description

Convolution Neural Networks (CNN) is a class of artificial neural networks that has become dominant in various computer vision tasks, attracting interest across a variety of domains, including radiology, image recognition, and so on. CNN is designed to automatically and adaptively learn spatial hierarchies of features through back propagation by using multiple building blocks, such as convolution layers, pooling layers, and fully connected layers.

In this exercise, you are asked to implement a **Convolution Neural Network** as Fig1.




Fig 1. CNN sub-network

Before doing the convolution, you must perform **Replication Padding or Zero Padding** according to the information given by Opt. The padding width is 1. And after the CNN sub-network, you also have to apply an activation function to the results of the CNN to get the final output.

- Description of input signals

When **in_valid** is high, the 32-bit **Img** signals will receive $(4 \times 4) \times 3 = 48$ cycles continuously to represent the 4x4x3 images.




Fig 2. Sending order of the Img signal

The 32-bit unsigned **Kernel** signal will receive $3 \times 3 \times 3 = 27$ cycles continuously to represent the 3x3x3 kernel.




Fig 3. Sending order of the Kernel signal

The 32-bit **Weight** signal will also receive 4 cycles continuously to represent the 2x2 matrix for the weight of the fully connected layer.




Fig 4. Sending order of the Weight signal

When the images have been provided, i.e., after 48 cycles, **in_valid** will be pulled low. Note that the input signals **Img**, **Kernel**, and **Weight** are all sent in raster scan order.

– Replication Padding

Replication padding, is a technique used in image processing and computer vision to extend the borders of an image by replicating or mirroring the existing pixels.




Fig 5. Replication Padding

– Zero Padding

Zero padding involves adding zeros around the borders of an image or signal before applying certain operations, such as convolutions or Fourier transforms.




Fig 6. Zero Padding

– Convolution

Formula of convolution:

$$FeatureMap[m,n] = \sum_j \sum_i Image[m,n] \cdot Kernel[m-i,n-j]$$

Ex:

$$5880 = 1*1+2*2+8*8+7*2+128*4+3*240+8*5+255*15+100*7$$

sliding window with stride=1




Fig 7. Example of convolution operation

– Max-Pooling

The max-pooling operation works by sliding a 2x2 window, over the input feature map and taking the maximum value in each window as output.




Fig 8. Example of max-pooling operation

- **Fully Connected**

A fully connected layer can be represented as a matrix multiplication operation between the input matrix and weight matrix. Flattening the output matrix in obtaining a feature map.




Fig 9. Example of fully connected layer


- **Min-Max Normalization**

Min-Max Normalization is a data processing technique used to transform numeric features to a specific range, typically between 0 and 1.

$$x_{scaled} = \frac{x - x_{min}}{x_{max} - x_{min}}$$

- **Activation Function**

An activation applies a non-linear transformation to the result of CNN.






Fig 10. Example of activation function

Inputs and Outputs

The following are the definitions of input signals

Input Signals	Bit Width	Definition
clk	1	Clock.
rst_n	1	Asynchronous active-low reset.
in_valid	1	High when all input is valid.
Img	32	The image signals which sent in raster ordering. The arithmetic representation follows the IEEE-754 floating number format. (Range: $\mp 0.5 \sim 255.0$)
Kernel	32	The kernel signals which sent in raster ordering. The arithmetic representation follows the IEEE-754 floating number format. (Range: $\mp 0 \sim 0.5$)
Weight	32	The weight signals which sent in raster ordering. The arithmetic representation follows the IEEE-754 floating number format. (Range: $\mp 0 \sim 0.5$)
Opt	2	2'd0 : ReLU & {Zero} 2'd1 : tanh & {Zero} 2'd2 : sigmoid & {Replication} 2'd3 : softplus & {Replication}

The following are the definitions of output signals

Output Signals	Bit Width	Definition
out_valid	1	High when out is valid.
out	32	The output signals of image. The arithmetic representation follows the IEEE-754 floating number format.

Each time you output the result, our pattern will check the correctness of it. Basically, if you follow the formulas and use IEEE floating point number IP, you should get same result as our answer. **However, we release the constraint; you may have an error under 0.002 for the result after converting to float number. This means that we will convert your output from binary format into real float number, and compare with our answer. Error will be calculated by ‘(golden-ans)/golden’ and get its absolute value. If the error is higher than the value, you will fail this lab.**

Ex:

Binary form: 00111101101100101010000001000101


IEEE floating number: 0.08721975

nWave:

8.72198e-02

nWave will round the number for display, but the computation will not be affected. The following numbers are all from nWave, thus the computations are performed by IPs in Verilog.

※ $e-02 = 10^{-2}$



sign = +1

exponent = $(-127) + 124 = -3$

fraction = $1 + 2^{-2} = 1.25$

value = $(+1) \times 1.25 \times 2^{-3} = +0.15625$

1. The input signal **Img** is delivered in raster scan order for **48 cycles** continuously. When **in_valid** is low, input is tied to unknown state.
2. The input signal **Kernel** is delivered in raster scan order for **27 cycles** continuously.
3. The input signal **Weight** is delivered in raster scan order for **4 cycles** continuously.
4. The input signal **Opt** is delivered for **only 1 cycle during the first cycle of in_valid tied high**. After 1 cycle, input is tied to unknown state.
5. All input signals are synchronized at negative edge of the clock.
6. The output signal **out** must be delivered for **4 cycle**, and **out_valid** should be **high** simultaneously.
7. The **out** signal should be **zero** when **out_valid** is low.
8. The **out_valid** cannot overlap with **in_valid** at any time.
9. **Please follow the parameter TA set, or you might fail in this lab.**
10. **You don't need to worry about infinity in the calculation process.**

Specifications

1. Top module name: CNN (design file name: CNN.v)
2. **You have to check an error under 0.002 for the result after converting to float number. If the error is higher than the value, you will fail this lab.**
3. To avoid controversies over calculation errors caused by excessively small outputs, we will exclude test cases with outputs less than 10^{-4} . You don't need not worry about this issue, just utilize the IPs normally.
4. **It is asynchronous reset and active-low architecture. If you use synchronous reset (considering reset after clock starting) in your design, you may fail to reset signals.**
5. The reset signal (rst_n) would be given only once at the beginning of simulation. All output signals should be reset after the reset signal is asserted.
6. The **out** should be reset after your **out_valid** is pulled down.
7. The execution latency is limited in **1000 cycles**. The latency is the clock cycles between the falling edge of the **in_valid** and the rising edge of the first **out_valid**.
8. The area is limited in **3000000**. Also, the synthesis time should be less than **3 hours**.
9. You can adjust your clock period by yourself, but the maximum period is **50 ns**. The precision of clock period is 0.1, for example, 4.5 is allowed, 4.55 is not allowed.
10. The input delay is set to **0.5*(clock period)**.
11. The output delay is set to **0.5*(clock period)**, and the output loading is set to **0.05**.
12. The synthesis result of data type **cannot** include any **latches**.
13. After synthesis, you can check CNN.area and CNN.timing. The area report is valid when the slack in the end of timing report should be **non-negative (MET)**.
14. **In this lab, you must use at least one IEEE floating point number IP from Designware. We will check it at CNN.resource in 02_SYN/Report/. The example shows in following figure.**


```


=====
| Cell      | Module      | Parameters | Contained Operations |
=====
| add_x_5   | DW01_inc    | width=4    | add_194 (CNN.v:194)   |
| add_x_6   | DW01_inc    | width=11   | add_207 (CNN.v:207)   |
| lt_x_7    | DW_cmp      | width=11   | lt_230 (CNN.v:230)    |
| lt_x_8    | DW_cmp      | width=11   | lt_237 (CNN.v:237)    |
| M0        | DW_fp_mult  | sig_width=23 | M0 (CNN.v:1741)       |
|           |             | exp_width=8 |                       |
|           |             | ieee_compliance=0 |                       |
| M1        | DW_fp_mult  | sig_width=23 | M1 (CNN.v:1742)       |
|           |             | exp_width=8 |                       |
|           |             | ieee_compliance=0 |                       |

```

Grading Policy

- Function Validity: 70%
- Performance: 30 %
 - Area * Computation time: 30%
 - Computation time = Latency * clock cycle time

Block diagram



Note

- Please submit following files under 09_SUBMIT before 12:00 at noon on March. 25:**
 - CNN.v
 - If uploaded files **violate the naming rule**, you will get **5 deduct points**.
 - In this lab, you can adjust your clock cycle time. **Consequently, make sure to key in your clock cycle time when you submit.** It's means that the TA will demo your design under this clock cycle time.
 - The 2nd demo deadline is **12:00 at noon on March. 27** .
 - Check whether there is any wire / reg / submodule name called "error", "fail", "pass", "congratulation", "latch", "DW_fp", if you used, you will fail the lab.
- Template folders and reference commands:**
 - 01_RTL/ (RTL simulation) **./01_run_vcs_rtl**
 - 02_SYN/ (Synthesis) **./01_run_dc_shell**
 - (Check if there is any **latch** in your design in **syn.log**)
 - (Check the timing of design in /Report/CNN.timing)
 - 03_GATE / (Gate-level simulation) **./01_run_vcs_gate**

❖ You should make sure the three clock period values identical in 00_TESTBED/PATTERN.v && /02_SYN/syn.tcl:

```
`define CYCLE_TIME      50.0
`define SEED_NUMBER    28825252
`define PATTERN_NUMBER 1000
```

```
#=====
# (A) Global Parameters
#=====
set DESIGN "CNN"
set CYCLE 50
```

Sample Waveform




Fig1. Input waveform



Fig2. Output waveform

