Mlchip HW4 report 413510028 林柏佑

Code Structure

```
- clockreset.h
- controller.h
- core.h
- data
- dog.txt
- cat.txt
- conv1_bias.txt
- conv1_weight.txt
- .
- .
- .
- .
- .
- .
- main.cpp
- pe.h
- ROM.cpp
- ROM.h
- router.h
```

Code Overview

In HW4, I extended the 4x4 mesh Network-on-Chip (NoC) architecture from HW3 by integrating a CNN-based computation layer in each Processing Element (PE). Each PE is now responsible for executing a specific layer of the CNN (based on HW1), including Conv, MaxPool, FC, ReLU and Softmax. The system reads input data, weights, and biases from the provided ROM and outputs top-100 classification results in the required format.

File Descriptions

core.h: Core Module: Handling PE <-> Router Communication

This module manages the interaction between the local Processing Element (PE) and the router. It is responsible for:

- Fetching packets from the PE, converting them into flits (including header/body/tail format), and pushing them into a transmission queue.
- Receiving flits from the router, reconstructing packets from them, and passing them to the PE.

It contains utility functions *float2lv* and *lv2float* to handle float-to-bit conversion and vice versa. The handshake logic uses *req_tx*, *ack_tx*, *req_rx*, and *ack_rx* to ensure

reliable communication.

controller.h: Specialized Core for ROM Data Dispatching and Inference Coordination Acts as a specialized version of the core module, responsible for initializing the inference pipeline. Uses the same NoC handshake protocol (req/ack) as a standard core to transmit the packets via routers. It will read input feature maps and layer configurations from the ROM and determines the correct destination PE (Processing Element) based on the CNN operation type (e.g., Conv, MaxPool, FC, Softmax).

For each processing step, constructs control packets that include:

- Source and destination PE IDs
- Operation ID (op id) indicating the computation type
- Necessary data payloads split into header/body/tail flits

After completing all layer operations, collects the final results from the destination PE and prints the top-100 predictions in a fixed, formatted output.

router.h: Router Module with XY Routing

This file implements the core logic of the router module in a 4x4 mesh NoC. The router supports 5 ports: LEFT, RIGHT, UP, DOWN, and CORE. The routing algorithm used is **XY routing**, which prioritizes horizontal movement (X-axis) before vertical (Y-axis). Each input port is associated with a small FIFO buffer (depth = 3) to store incoming flits. The router also handles output port arbitration, ensuring only one input can occupy each output port at a time. Tail flits signal the end of a packet and release the output port.

main.cpp: signal connect between layers & module create

- Creation of 15 Cores, 1 controller, 1 rom, and 16 Routers.
- Interconnection between routers to form a 2D mesh.
- Connection between each Core and its local Router.
- Setup of handshake signals (req, ack, flit) across all ports.

This file essentially acts as the system's backbone, coordinating the initialization and interconnect logic.

pe.h: PE Module – Layer-wise CNN Computation Unit

This file define the behavior of each Processing Element (PE), which is responsible for

executing specific CNN sub-operations, such as Convolution, MaxPooling, Fully Connected (FC), ReLU, and Softmax.

- Each PE receives control packets from the controller via the router, which include metadata such as operation type and routing info.
- Upon receiving a packet, the PE:
 - Loads corresponding weights, biases, and input features.
 - Performs the specified operation (Conv, MP, FC, Softmax) based on the op_id encoded in the packet.
 - Stores the computation result into its internal buffer or sends it to the next PE via the router.
- Maintains internal state registers to track routing targets for multi-stage inference.
- Provides two primary functions:
 - **get_packet()** Used to generate and dispatch a new packet into the NoC.
 - check_packet(Packet*) Parses and verifies an incoming packet and executes the appropriate CNN operation.

This modular design allows each PE to work independently while collectively executing a full forward pass through the CNN, layer by layer.

clockreset.cpp · clockreset.h: Clock and Reset Signal Generation

Analysis

1. Router and Network Interface (NI) Design

Each router I designed has five input/output ports corresponding to the four directions and the local core. Every input port is connected to a FIFO queue with a depth of 3. To prevent output contention, only one input is allowed to occupy a given output port at a time, controlled by a signal output_busy[i].

The Network Interface (NI) handles the communication between the Core and the Router:

- When the PE generates a packet, the NI converts it into multiple flits and pushes them into a transmission queue.
- When flits are received from the router, the NI reassembles them into a complete packet and passes it to the PE.

This modular structure separates the concerns of computation and communication, making the overall design more manageable.

2. Routing Algorithm

I used a simplified XY routing algorithm. The basic strategy is:

- If the destination is in the same row, the router moves vertically (UP or DOWN) based on the column difference.
- If not in the same row, it prioritizes horizontal movement (LEFT or RIGHT).
- If the destination ID matches the router's own ID, the flit is forwarded to the CORE port.

This approach is straightforward and avoids unnecessary detours, although it might not handle certain congestion patterns efficiently.

3. Buffer Depth and Observations

Initially, I used a buffer depth of 2 for each input port but later increased it to 3 and even experimented with 100. Surprisingly, regardless of the buffer depth, the official Demo pattern always took 140 cycles to complete. This observation suggests that buffer size was not the limiting factor in performance under this pattern. To further improve throughput, I believe introducing virtual channels would be necessary to avoid output port blocking.

4. Use of Virtual Channels

This design *does not include virtual channels*. Each input port has a single queue, and arbitration is done over a single output path. While this makes the implementation simpler, it can result in head-of-line blocking where one blocked input prevents others from sending even if the path is available.

5. Flit Format and Type Detection

- Bits [33:32] = 10: Header flag, indicates a header flit.
- Bits [33:32] = 01: Tail flag, indicates a tail flit.
- **Bits [31:0]: Payload** either a float number or address information.

This structure allows me to distinguish the flit type easily:

• A flit with bit 33 = 1 is the header flit, containing source and destination IDs.

- A flit with bit 32 = 1 (and bit 33 = 0) is the tail flit, marking the end of a packet.
- All others are body flits.

6. Float Conversion Functions

float2lv(const float val):

```
sc_lv<32> Core::float2lv(const float val)
{
    sc_dt::scfx_ieee_float ieee_val(val);
    sc_lv<32> lv;
    lv[31] = (bool)ieee_val.negative();
    lv.range(30, 23) = ieee_val.exponent();
    lv.range(22, 0) = ieee_val.mantissa();
    return lv;
}
```

lv2float(const sc_lv<32> val):

```
float Core::lv2float(const sc_lv<32> val)
{
    sc_dt::scfx_ieee_float id;
    sc_lv<32> sign = 0;
    sc_lv<32> exp = 0;
    sc_lv<32> mantissa = 0;
    sign[0] = val[31];
    exp.range(7, 0) = val.range(30, 23);
    mantissa.range(22, 0) = val.range(22, 0);
    id.negative(sign.to_uint());
    id.exponent(exp.to_int());
    id.mantissa(mantissa.to_uint());
    return float(id);
}
```

Challenges

During the development of this 4x4 mesh NoC architecture, I encountered several key challenges related to synchronization, arbitration, and flow control between modules.

Simulation Time Bottleneck

One of the major challenges encountered during development was the long simulation time. Since each PE must individually load large amounts of weights, biases, and image data from ROM, the startup phase becomes extremely time-consuming. This issue is further exacerbated when the design is tested on large-scale CNN models involving multiple layers and thousands of parameters per layer.

To mitigate this, I modularized the initialization process and separated the parameter loading phase from the actual inference. This allowed me to verify the correctness of weight and bias transmission independently, without running the full inference flow. However, even with this optimization, the full-system simulation—especially when involving packet transmission across the NoC—still incurred significant time overhead. Reducing simulation time in future work may involve:

- Using smaller test cases with minimal data sizes during development.
- Introducing fast-forward or warm-start mechanisms.
- Selectively disabling parts of the network unrelated to the current test

Handshake Protocol

Getting the handshake protocol (*req/ack* signaling) correct was one of the most critical aspects of the design. If the *req* signal is asserted too early or the *ack* is not raised in time, the data flit could either be lost or cause unnecessary stalling. I had to carefully coordinate the timing of these signals to ensure proper synchronization between modules. This was especially important when transferring flits between the Core and Router, where a mismatch could easily lead to errors in packet delivery.

Output Port Arbitration

Each router output port must be controlled by only one input port at a time to preserve flit ordering and avoid conflicts. To enforce this, I implemented an arbitration mechanism using **output_busy** and **occupy_by_input**, which ensures that only one input can access an output until its entire packet has been transmitted. Once a tail flit is detected, the router releases the port, making it available for the next input. This design guarantees atomicity of packet transmission while avoiding partial delivery.

Deadlock and Congestion

One of the most important observations was the risk of *deadlock* in the absence of *virtual channels* (VCs). Without VCs, if a router's output path is blocked and all its input FIFOs fill up, the system can reach a deadlock state where no progress is made. This highlighted the need for VC-based designs in more advanced NoC implementations, especially under heavy or bursty traffic.

Observations and Insights

Several key insights were gained during the simulation and testing of the NoC system: *Small FIFO Depth Reveals Congestion*: I initially experimented with increasing the FIFO size from 2 to 100. However, the Demo pattern consistently took around 140 cycles regardless of FIFO size. This indicated that buffer capacity was not the main bottleneck and congestion was more structural. The small depth (3) helped surface these issues and forced the design to handle realistic flow control conditions.

XY Routing is Simple but Imbalanced: The simplified XY routing strategy (prioritizing horizontal movement before vertical) was easy to implement, but it can lead to unbalanced traffic and bottlenecks in certain traffic patterns. This suggests that more adaptive routing algorithms might be necessary in future designs.

Flit Decoding is Critical: Accurately distinguishing between header, body, and tail flits based on the highest two bits of each flit ([33:32]) was vital for correct packet reconstruction in the PE. Without this, packets could be corrupted or misrouted.

Result

Cat:

Top 100	classes:		
idx	 val	possibility	class name
207 175 220 163 219	16.59 15.57 15.36 15.00 14.59	13.86 11.26 7.86	golden retriever otterhound Sussex spaniel bloodhound cocker spaniel

Dog:

```
Top 100 classes:

idx | val | possibility | class name

285 | 20.21 | 96.38 | Egyptian cat
281 | 16.14 | 1.65 | tabby
282 | 15.73 | 1.10 | tiger cat
287 | 14.79 | 0.43 | lynx
728 | 14.41 | 0.29 | plastic bag
```