
SCAN is a structural technique to test Jabicated ASIC'S. This method we Flipflip Connected together as a & Serial Chain. In normal mode the social connection is not used, just when the systen shall be tested. -Then a testputtern is cont sequentialy to scarn in by enobeling scan enable and afterwards the system executes and the route are Had strong the scan at pin. The milica him behind the scan-chain is that it uses les pir then a test paint implementaries where one flipflip Is connected to one pin. Another good point is that the test pather can be changed for a specific test. The testingtime is improved because it is possible to carbonaire the while festing. +

> N 15 0006 VEP HSANNI

Role Monotonic Scheckling (PMS) is a dynamic scheckling with fixed prienties. It is executed on a single core processor and just one tent is allowed to use the same resources at the same time. The priorities are given by the length of the period time. A shirt period time ends up in a high prienty, so a long period hime means low prienty. RMS is a optimen in the sense that no other Lynamic schediling with fixed primis is better RMS garantee the scheck his bility when the intiliration is smalle than  $n(2^{\frac{1}{2}}-1)$ . uhlisation = 2 = (2 /2 1)

= The tash set is scheduble and do not have a Utilization of 100 %

Tash	Period	WCET	Printy	
1	3	1	3	
2	6	2	2	
3	12	3	1	
				N 150006 VEP HSAVVI




1. {P3} and {P5} = / no direct connection

2. SP3] and {P6} = 895

3. {P6, P7} and {P8} = 2364

A clister should combine two tests with a high communication cost, that would mean it would be good to combine the last case to one clister.

Hierachical clushing is a technique to show the clush result. You start ough the highest communication cost and finish with the lovest.



N150006VED HSAVNIC

(A) (A) enfity Mealy is in std-lgic; use IEEE nomine std. all ind : in std-legic; end 11/2; architecture V1 of Mealy is type st-type is (50,51); synd st-c, st-n : st-type; begin prices (clk, rot) begin ist = 191 then st-c/= 50 elsif rising-edge (clk) then st-c = st-n; Proces (A-c, in) st\_n = st\_c; -- Default value oct D = bi; case st\_c is when S1 =>
if in D = '1' then
at D = '0';
st\_n = s0; when SO => in D = 101 then alD = 11/1/ else of D = 101; st-n = so; od D = 11; St-h & S1;

end is;

end cases;

end priess;

end architectus;

HSAUVIC end if N150006VEP

