panel



File: panel_main.kicad_sch

awong-dev/pager


Sheet: /


File: pager-panel.kicad_sch


Title: pager-panel


Size: A4	Date: 2026-10-17	**Rev: A**
KiCad E.D.A. 10.0.6		Id: 1/2

Panel board for the Good Display GDEY029T94 (2.9" 296x128, SSD1680). Reference circuit from the GDEY029T94 specification (24.10.22): RESE 2.2R, L 47uH, MBR0530 x3, 25 V caps. 3V3_EPD -> L1 -> SW node; Q5 (gate GDR) switches SW to GND through R4 (RESE sense). D3 SW->VGH into C3. C5 flies SW->PUMP; D2 clamps PUMP to GND (a











TSCL/TSDA (6/7) open: internal temperature sensor. BS1 (8) low: 4-wire SPI. VPP (19) open, OTP only. VDD (18) is the internal 1.8 V LDO output, cap only.





Layout: L1-Q5-R4-GND and L1-D3-C3-GND loops under 10 mm; RESE a short guarded trace; the 25 V caps in a row behind J1 pins 18-24; ground pour under the cluster.

The brief's 10 uH / 3-4.7 R values were placeholders; the GDEY029T94 sheet specifies 47 uH 500 mA and 2.2 R. Verify against the sheet for the exact panel ordered.

awong-dev/pager

Sheet: /panel/

File: panel_main.kicad_sch

Title: SSD1680 panel board: ZIF, boost and charge pump, cable to carrier

Size: A3	Date: 2026-10-17	**Rev: A**
KiCad E.D.A. 10.0.6		Id: 2/2