

# SeeYA 1.03"Micro-OLED (2560×2560RGB)

Model Name: SY103WAM01



# Revision

Version	Date	Description			
V0.0	2019.08.09	Initial release			
V0.1	2020.01.21	Update general feature, optical characteristics and power sequence			
V0.2	2020.04.08	Update Module Diagram and User Command			
V0.3	2020.05.07	Update Module Diagram			
V0.4	2020.06.17	Update optical characteristics and absolute maximum ratings, delete power consumption at different luminance level			



# Contents

1				scription	
2		Gene	eral Fea	ıture	6
3		Opti	cal cha	racteristics	7
4		Pixel	l array		9
5		Syste	em blo	:k	. 10
6		Mod	lule Dia	gram	. 11
7		Pin D	Descrip	tion	. 12
	7.	1	Pin De	scription	12
	7.	_		ation circuit	
8		Elect	trical Cl	naracteristics	. 17
	8.	1	Absolu	ute Maximum Ratings	17
	8.	2	DC Ch	aracteristic	17
	8.	3		AC Characteristic	
	8.4	4		Characteristics	
	8.			Timing Characteristics	
9		Pow		eration	
	9.	1		Generation Scheme	
	9.	_		Sequence	
10	In	terfa			
	10	).1		erface	
		10.1		2C-Bus Protocol	
		10.1		Vrite Sequence	
		10.1		Read Sequence	
	10	).2	MIPLI	nterface	30
		10.2		OSI System Configuration	
		10.2		Multi-Lane Distribution and Merging	
		10.2		nterface Level Communication	
		10.2	.4 (	Operation Modes	33
		10	0.2.4.1	Escape Modes	33
		10	0.2.4.2	Low Power Data Transmission	
		10	0.2.4.3	Ultra-Low-Power State	34
		10.2	.5 H	High-Speed Data Transmission (HSDT)	35
		10.2		Burst of High-Speed Data Transmission	
		10.2		Bi-directional Lane Turnaround(BTA)	
		10.2	۱ 8.	nterface Level Communication	36
		10	0.2.8.1	General Packet Structure	
			0.2.8.2	Bit Order and Byte Order for Packets	
		10	0.2.8.3	Common Packet Elements	37
		10	0.2.8.4	Packet Footer for Long Packets	
		10	0.2.8.5	Packet Pixel Stream Format	
			0.2.8.6	16- bit RGB Format, Data Type = 0x0E	
			0.2.8.7	• • • • • • • • • • • • • • • • • • • •	
			0.2.8.8	18-bit Loosely RGB Format, Data Type = 0x2E	
		10		24-bit RGB Format, Data Type = 0x3E	
		10.2		Peripheral-to-Processor LP Transmissions	
11		User	Comm	and	. 42
				and list	
			SWRE	SET(0100h): Software Reset	44
				E(0300h): Compression Mode	
				(1000h): Sleep In	
				T (1100h): Sleep Out	
			ALLPO	FF (2200h): All Pixels OFF	48
				N (2300h): All Pixel ON	
			TCON	(2500h): Temperature Sensor Enable	50
			GAMS	ET (2600h): Gamma Set	51
			DISPO	N (2900h): Display ON	53



CASET (2A00h): Column Address Set	54
RASET (2B00h): Row Address Set	
TEON (3500h): Tearing Effect Line ON	56
MADCTL (3600h): Set Address Mode	57
IDMOFF (3800h): Idle Mode Off	59
IDMON (3900h): Idle Mode On	60
COLMOD (3A00h): Interface Pixel Format	61
WRDISBV (5100h): Write Display Brightness	62
WRCTRLD (5300h): Write CTRL Display	63
SCACTRL (6900h): Scaling Up Control	64
IFCONF (6B00h): Interface Configure	
RESCTRL1 (8000h): Resolution Control1	66
RESCTRL2 (8100h): Resolution Control2	
RESCTRL3 (8200h): Resolution Control3	69
PORCH_EXT (8300h): Porch CTRL	71



# 1 General Description

This display is a 1.03 inch diagonal,  $2560(RGB) \times 2560$  dots active matrix color OLED panel module based on single-crystal silicon transistors. This panel integrates panel driver and logic driver, and realizes small size, light weight, low power consumption and high resolution.

Applications: View finders, Head mounted displays, etc.

- 2560 \* 2560 Real RGB Resolution
- AP Operated Resolution
  - -- 2560 x 2560: (8\*M, M=160~320) x RGB x (8\*N, N=90~320)
- Frame rate: 2560x2560 up to 90Hz
- Normal operation supports full color mode: 16.7M colors
- Interface
  - -- MIPII + I2C
  - -- MIPI DPHY v1.2 with one / two port (4 / 8 lanes), 1.0Gbps/Lane
  - -- MIPI DSI v1.01 R11 Video mode
  - -- Support VESA-DSC v1.1 in-chip decoder (3X compression ratio)
  - -- Support scaling up 1.33x (1920x1920 to 2560 x 2560) and 2x (1280x1280 to 2560 x 2560)
- Scan direction selection, up or down and right or left
- Orbit supported
- Wide range Brightness adjustment
- Sequential/Global emission
- Temperature compensation



# 2 General Feature

Parameter	Specification
Resolution	2560(H) x 2560 (V)
Number of dots	19.66M (2560x2560x3)
Pixel Size	7.2μm x 7.2μm
Pixel Arrangement	RGB π type
Useable Display Area	18.432mm x 18.432mm / 1.03" diagonal
Luminance	1800cd/m² typical
Contrast Ratio	500,000:1 typical
Uniformity	> 85%
Operating Voltage	VDDI=1.8V AVDD=5V~6.5V(Suggest:6.3V) AVEE=-4V~-6V(Suggest:-4.5V) VDD=1.2V
Power Consumption	Total (1800nits,100%):1600mW
Gray Levels	256
Interface	MIPI (1 or 2-port D-PHY)
Frame Rate	60HZ~90HZ
Weight	TBD
Operating Temperature	-20°C to +70°C
Storage Temperature	-40°C to +80°C



# 3 Optical characteristics


Symbol	Parameter	Min.	Тур.	Max.	Unit
Brightness <sup>Note1</sup>		1600	1800	2000	cd/m2
CR <sup>Note2</sup>	white to Black Contrast Ratio		500,000:1		
Uniformity <sup>Note3</sup>	End to end large-area uniformity	85			%
CIE Red	CIE-x		0.63		
CIE Red	CIE-y		0.34		
CIE Green	CIE-x		0.25		
CIE Green	CIE-y		0.67		
CIE Blue	CIE-x		0.15		
CIE Blue	CIE-y		0.07		
CIE White	CIE-x		0.313		
CIE White	CIE-y		0.329		
DCI-P3			85%		
View angle (White)	Color Shift (Δu'v'<0.02)	-30°		30°	
GL	Gray Levels Per Color		256		levels
FR	Refresh Rate	60		90	HZ
Power consumption@1800 nits,90Hz			1600		mW

**Note1:** Definition of optical measurement system.

The optical characteristics should be measured in dark room. After 5 minutes operation, the optical properties are measured at the center point of the OLED screen. All input terminals OLED panel must be ground when measuring the center area of the panel;

Brightness is measured as peak luminance at full white pattern (Gray level=255);





The center of the screen

Fig. 1

Note2: Definition of CR (contrast ratio)

Contrast ratio(CR)= Luminnace measured when OLED is on the "White" state Luminnace measured when OLED is on the "Black" state

"White state ": The state is that the OLED should be driven by Vwhite.

"Black state": The state is that the OLED should be driven by Vblack.

Note3: Definition of Uniformity at gray level 255 and at 1800 cd/m² luminance.


Active area is divided into 9 measuring areas (Refer Fig. 2). Every measuring point is placed at the center of each measuring area.

Luminance Uniformity (U) = Lmin/Lmax

L----- Active area length; W---- Active area width

Lmax: The measured maximum luminance of all measurement position.

Lmin: The measured minimum luminance of all measurement position.




#### **Note4:** Definition of Lifetime

Lifetime is measured at the center point of the module and at full white brightness (1800 cd/m²).

20% duty.




# 4 Pixel array






# 5 System block

# System block diagram





# 6 Module Diagram





# 7 Pin Description

# 7.1 Pin Description

Pin No.	Symbol	Туре	Description
1	VCOM	Output	Regulator output for common electrode voltage. connect a capacitor for stabilization, connect a TVS diode to GND.
2	AVEE	Power	-4.0V~-6.0V Power supply for OLED cell. connect a capacitor for stabilization.
3	AVEE	Power	-4.0V~-6.0V Power supply for OLED cell. then connect a capacitor for stabilization.
4	ELVDD	Power	Power supply for OLED cell. connect a capacitor for stabilization.
5	VSS	Power	System GND for internal digital system.
6	VSS	Power	System GND for internal digital system.
7	VDD	Power	Regulator output for logic system power. then connect a capacitor for stabilization. EN_EXT_VDD = 0: 3-power mode, VDD generated by internal regulator. EN_EXT_VDD = 1: 4-power mode, 1.2V VDD from external power IC.
8	OTP_PWR	Input	OTP program power. If not use, please connect to GND or OPEN.
9	OTP_VDD2	Output	Regulator output for MTP analog system power. Connect a capacitor for stabilization.
10	AVDD	Power	5V~6.5VPower supply for analog system. then connect a capacitor for stabilization.
11	AVDD	Power	5V~6.5VPower supply for analog system. then connect a capacitor for stabilization.
12	AVSS	Power	System GND for analog system.
13	AVSS	Power	System GND for analog system.
14	OVSS	Power	System GND for oscillator.
15	OVDD	Output	Regulator output for common electrode voltage. Connect a capacitor for stabilization.
16	MIPI_TEST	Input/ Output	Test pin for MIPI.
17	VDDI	Power	Power supply for interface system except for the interface.
18	VDDI	Power	Power supply for interface system except for the interface.
19	MVSS	Power	System GND for MIPI interface.
20	DATA3P_PTA	Input/Ou tput	This pin is DSI D3+ signal if MIPI Port A interface is used. DATA3P/N_PTA is differential small amplitude signals. If not used, please keep it open.
21	DATA3N_PTA	Input/Ou tput	This pin is DSI D3- signal if MIPI Port A interface is used. DATA3P/N_PTA is differential small amplitude signals. If not used, please keep it open.
22	MVSS	Power	System GND for MIPI interface.
23	DATAOP_PTA	Input/Ou tput	This pin is DSI DO+ signal if MIPI Port A interface is used. DATAOP/N_PTA is differential small amplitude signals. If not used, please keep it open.
24	DATAON_PTA	Input/Ou tput	This pin is DSI DO- signal if MIPI Port A interface is used. DATAOP/N_PTA is differential small amplitude signals. If not used, please keep it open.
25	MVSS	Power	System GND for MIPI interface.
26	CLKP_PTA	Input	This pin is DSI CLK+ signal if MIPI Port A interface is used.  CLKP/N_PTA is differential small amplitude signals.  If not used, please keep it open.
27	CLKN_PTA	Input	This pin is DSI CLK- signal if MIPI Port A interface is used.  CLKP/N_PTA is differential small amplitude signals.  If not used, please keep it open.
28	MVSS	Power	System GND for MIPI interface.
29	DATA1P_PTA	Input/Ou tput	This pin is DSI D1+ signal if MIPI Port A interface is used. DATA1P/N_PTA is differential small amplitude signals. If not used, please keep it open.



This pin is DSI D1- signal if MIPI Port A interface is used. DATA1P/N_PTA is differential small amplitude signals. If not used, please keep it open.  31 MVSS Power System GND for MIPI interface.  32 DATA2P_PTA Input/Ou tput If not used, please keep it open.  33 DATA2P_PTA Input/Ou tput Info used, please keep it open.  34 MVSS Power System GND for MIPI interface is used. DATA2P/N_PTA is differential small amplitude signals. If not used, please keep it open.  34 MVSS Power System GND for MIPI interface.  35 DATA3P_PTB Input/Ou tput DATA2P/N_PTA is differential small amplitude signals. If not used, pleased keep it open.  36 DATA3P_PTB Input/Ou tput DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  37 MVSS Power System GND for MIPI interface.  38 DATAOP_PTB Input/Ou tput Input/Ou tput Into provide provided prov	
31 MVSS	•
This pin is DSI D2+ signal if MIPI Port A interface is used. DATA2P_PTA Input/Ou tput Info used, please keep it open.  DATA2P_N_PTA is differential small amplitude signals. If not used, please keep it open.  DATA2P_N_PTA is differential small amplitude signals. If not used, please keep it open.  DATA2P_N_PTA is differential small amplitude signals. If not used, please keep it open.  DATA2P_N_PTA is differential small amplitude signals. If not used, please keep it open.  DATA3P_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA3P_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA3P_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA3P_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA3P_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA3P_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA0P_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA0P_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA0P_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA0P_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI DC- signal if MIPI Port B interface is used.  DATA0P_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK- signal if MIPI Port B interface is used.  CLKP_PTB Input Input Input Input B interface is used.  CLKP_PTB Input Input B interface is used.  This pin is DSI CLK- signal if MIPI Port B interface is used.  This pin is DSI CLK- signal if MIPI Port B interface is used.	
DATA2P_PTA	
This pin is DSI D2- signal if MIPI Port A interface is used. DATA2N_PTA lnput/Ou tput lfut used, please keep it open.  MVSS Power System GND for MIPI interface.  This pin is DSI D3+ signal if MIPI Port B interface is used. DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI D3+ signal if MIPI Port B interface is used. DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI D3- signal if MIPI Port B interface is used. DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  WVSS Power System GND for MIPI interface.  This pin is DSI D0+ signal if MIPI Port B interface is used. DATA0P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI D0- signal if MIPI Port B interface is used. DATA0P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI D0- signal if MIPI Port B interface is used. DATA0P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  ADATA0P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK+ signal if MIPI Port B interface is used. CLKP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK+ signal if MIPI Port B interface is used. CLKP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.	
DATA2N_PTA	
tput If not used, please keep it open.  34 MVSS Power System GND for MIPI interface.  This pin is DSI D3+ signal if MIPI Port B interface is used. DATA3P_PTB Input/Ou tput If not used, pleased keep it open.  This pin is DSI D3- signal if MIPI Port B interface is used. DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI D3- signal if MIPI Port B interface is used. DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  37 MVSS Power System GND for MIPI interface.  This pin is DSI D0+ signal if MIPI Port B interface is used. DATA0P_PTB if not used, pleased keep it open.  This pin is DSI D0- signal if MIPI Port B interface is used. DATAOP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  40 MVSS Power System GND for MIPI interface.  This pin is DSI CLK+ signal if MIPI Port B interface is used. CLKP_PTB Input Input Used, pleased keep it open.  This pin is DSI CLK+ signal if MIPI Port B interface is used. CLKP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK+ signal if MIPI Port B interface is used. CLKP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK+ signal if MIPI Port B interface is used.	
This pin is DSI D3+ signal if MIPI Port B interface is used. DATA3P_PTB   Input/Ou tput   If not used, pleased keep it open.  This pin is DSI D3- signal if MIPI Port B interface is used. DATA3N_PTB   Input/Ou tput   If not used, pleased keep it open.  This pin is DSI D3- signal if MIPI Port B interface is used. DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI D0+ signal if MIPI Port B interface is used. DATA0P_PTB   Input/Ou tput   If not used, pleased keep it open.  This pin is DSI D0+ signal if MIPI Port B interface is used. DATA0P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI D0- signal if MIPI Port B interface is used. DATA0P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK+ signal if MIPI Port B interface is used. CLKP_PTB   Input   CLKP_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK+ signal if MIPI Port B interface is used. CLKP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK+ signal if MIPI Port B interface is used. CLKP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.	
DATA3P_PTB   Input/Ou tput   DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI D3- signal if MIPI Port B interface is used. DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  NVSS   Power   System GND for MIPI interface.  This pin is DSI D0+ signal if MIPI Port B interface is used. DATA0P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA0P_PTB   Input/Ou tput   Input/Ou paraoney. If not used, pleased keep it open.  DATA0P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA0P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  DATA0P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  CLKP_PTB   Input   CLKP_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK+ signal if MIPI Port B interface is used. CLKP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK- signal if MIPI Port B interface is used.	
tput If not used, pleased keep it open.  This pin is DSI D3- signal if MIPI Port B interface is used.  DATA3N_PTB Input/Ou tput If not used, pleased keep it open.  This pin is DSI D3- signal if MIPI Port B interface is used.  DATA3P/N_PTB is differential small amplitude signals.  If not used, pleased keep it open.  This pin is DSI D0+ signal if MIPI Port B interface is used.  DATA0P_PTB Input/Ou tput If not used, pleased keep it open.  DATAOP_N_PTB is differential small amplitude signals.  If not used, pleased keep it open.  This pin is DSI D0- signal if MIPI Port B interface is used.  DATAOP/N_PTB is differential small amplitude signals.  If not used, pleased keep it open.  ANVSS Power System GND for MIPI interface.  This pin is DSI CLK+ signal if MIPI Port B interface is used.  CLKP_PTB Input CLKP/N_PTB is differential small amplitude signals.  If not used, pleased keep it open.  This pin is DSI CLK+ signal if MIPI Port B interface is used.  CLKP/N_PTB is differential small amplitude signals.  If not used, pleased keep it open.  This pin is DSI CLK- signal if MIPI Port B interface is used.	•
DATA3N_PTB   Input/Ou tput   DATA3P/N_PTB is differential small amplitude signals. If not used, pleased keep it open.	
tput If not used, pleased keep it open.  37 MVSS Power System GND for MIPI interface.  38 DATAOP_PTB Input/Ou tput If not used, pleased keep it open.  39 DATAON_PTB Input/Ou tput Input/Ou System GND for MIPI interface.  40 MVSS Power System GND for MIPI interface.  This pin is DSI CLK+ signal if MIPI Port B interface is used. CLKP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK- signal if MIPI Port B interface is used.	
37 MVSS Power System GND for MIPI interface.  38 DATAOP_PTB Input/Ou tput DATAOP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  39 DATAON_PTB Input/Ou tput DATAOP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  40 MVSS Power System GND for MIPI interface.  41 CLKP_PTB Input CLKP_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  42 CLKP_PTB Input CLKP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  43 This pin is DSI CLK+ signal if MIPI Port B interface is used. CLKP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.  44 This pin is DSI CLK- signal if MIPI Port B interface is used.  45 This pin is DSI CLK- signal if MIPI Port B interface is used.	
DATAOP_PTB   Input/Ou tput   DATAOP/N_PTB is differential small amplitude signals. If not used, pleased keep it open.   This pin is DSI DO- signal if MIPI Port B interface is used.   DATAON_PTB   Input/Ou tput   If not used, pleased keep it open.	
tput If not used, pleased keep it open.  This pin is DSI DO- signal if MIPI Port B interface is used.  DATAON_PTB Input/Ou tput If not used, pleased keep it open.  40 MVSS Power System GND for MIPI interface.  This pin is DSI CLK+ signal if MIPI Port B interface is used.  CLKP_PTB CLKP_N_PTB is differential small amplitude signals. If not used, pleased keep it open.  This pin is DSI CLK- signal if MIPI Port B interface is used.  This pin is DSI CLK- signal if MIPI Port B interface is used.  This pin is DSI CLK- signal if MIPI Port B interface is used.	
This pin is DSI DO- signal if MIPI Port B interface is used.  DATAON_PTB Input/Ou tput If not used, pleased keep it open.  40 MVSS Power System GND for MIPI interface.  This pin is DSI CLK+ signal if MIPI Port B interface is used.  CLKP_PTB CLKP_N_PTB is differential small amplitude signals.  If not used, pleased keep it open.  This pin is DSI CLK- signal if MIPI Port B interface is used.  This pin is DSI CLK- signal if MIPI Port B interface is used.  This pin is DSI CLK- signal if MIPI Port B interface is used.	
tput If not used, pleased keep it open.  40 MVSS Power System GND for MIPI interface.  This pin is DSI CLK+ signal if MIPI Port B interface is used.  CLKP_PTB CLKP_N_PTB is differential small amplitude signals.  If not used, pleased keep it open.  This pin is DSI CLK- signal if MIPI Port B interface is used.	
40 MVSS Power System GND for MIPI interface.  41 CLKP_PTB Input CLKP/N_PTB is differential small amplitude signals.  If not used, pleased keep it open.  This pin is DSI CLK- signal if MIPI Port B interface is used.	
This pin is DSI CLK+ signal if MIPI Port B interface is used.  CLKP/N_PTB is differential small amplitude signals.  If not used, pleased keep it open.  This pin is DSI CLK- signal if MIPI Port B interface is used.	
41 CLKP_PTB Input CLKP/N_PTB is differential small amplitude signals.  If not used, pleased keep it open.  This pin is DSI CLK- signal if MIPI Port B interface is used.	
If not used, pleased keep it open.  This pin is DSI CLK- signal if MIPI Port B interface is used.	
42 CLKN_PTB CLKP/N_PTB is differential small amplitude signals.	
Input	
43 MVSS Power System GND for MIPI interface.	
This pin is DSI D1+ signal if MIPI Port B interface is used.  DATA1P_PTB   Input/ DATA1P/N_PTB is differential small amplitude signals.	
Output If not used, please keep it open.	
This pin is DSI D1- signal if MIPI Port B interface is used.	
45 DATA1N_PTB Power DATA1P/N_PTB is differential small amplitude signals.  If not used, please keep it open.	
46 MVSS Input/ System GND for MIPI interface.	
This pin is DSI D2+ signal if MIPI Port B interface is used.	
47 DATA2P_PTB Input DATA2P/N_PTB is differential small amplitude signals.	
If not used, please keep it open. This pin is DSI D2- signal if MIPI Port B interface is used.	
48 DATA2N PTR Input/ DATA2P/N PTR is differential small amplitude signals	
Output If not used, please keep it open.	
49 MVSS Power System GND for MIPI interface.	
50 MVDD Output Regulator output for MIPI digital system power. Connect a capacitor for stabilization.	
Regulator output for logic system power.	
51 VDD Power then connect a capacitor for stabilization.	
EN_EXT_VDD = 0: 3-power mode, VDD generated by internal regulator. EN_EXT_VDD = 1: 4-power mode, 1.2V VDD from external power IC.	
Regulator output for logic system power.	
52 VDD Power then connect a capacitor for stabilization. EN_EXT_VDD = 0: 3-power mode, VDD generated by internal regulator.	
EN_EXT_VDD = 1: 4-power mode, 1.2V VDD from external power IC.	
53 VSS Power System GND for internal digital system.	
54 VSS Power System GND for internal digital system.	
55 VDDI Power power supply for interface system except for MIPI interface.	
56 VDDI Power power supply for interface system except for MIPI interface.	_
57 VGMP Output Regulator output for gamma high voltage generation.	
1 - 1 1 1 1	
Connect a capacitor for stabilization.  Regulator output for gamma low voltage generation.  Output  Connect a capacitor for stabilization.	



59	EN_EXT_VDD	Input	Enable signal for external VDD power mode  EN_EXT_VDD = 0 : internal VDD, EN_EXT_VDD = 1: external VDD				
60	GPIO	Output	Digital global purpose in/out test pin				
61	OCP_OUT	Output	Over current protect output flag.				
62	SCL_WRX	Input/	Synchronous clock signal in I2C I/F.				
	-	Output Input/	If this pin is not used, please connect to VDDI.  Bi-direction data PIN in I2C I/F.				
63	SDA	Output	If this pin is not used, please connect to VDDI.				
64	EN_AOI	Input	AOI mode enable.  EN_AOI =0, AOI mode disable, EN_AOI =1, AOI mode enable				
65	IF_SEL	Input	C/D PHY I/F selection (0:DPHY, 1: CPHY)				
			Jse to select the Interface type.				
			IM [0]         Command Execute         Image Write           0         MIPI         MIPI				
			1 I2C MIPI				
			Note1: MIPI 1port or 2port is selected by register setting.				
			Note2: PSWAP/DSWAP [1:0] is set by register.				
			IF_SEL=0:				
			PSWAP DSWAP[1:0] DATA3P DATA3N DATA0P DATA0N CLKP CLKN DATA1P DATA1N DATA2P DATA2N				
			00 D3+ D3- D0+ D0- CLK+ CLK- D1+ D1- D2+ D2- 01 D3+ D3- D2+ D2- CLK+ CLK- D1+ D1- D0+ D0-				
		Input	0 10 D2+ D2- D1+ D1- CLK+ CLK- D0+ D0- D3+ D3- 11 D0+ D0- D1+ D1- CLK+ CLK- D2+ D2- D3+ D3-				
66	IM[0]		00 D3- D3+ D0- D0+ CLK- CLK+ D1- D1+ D2- D2+ 01 D3- D3+ D2- D2+ CLK- CLK+ D1- D1+ D0- D0+				
			1 10 D2- D2+ D1- D1+ CLK- CLK+ D0- D0+ D3- D3+				
			11 D0- D0+ D1- D1+ CLK- CLK+ D2- D2+ D3- D3+				
			IF_SEL=1:				
			PSWAP DSWAP[1:0] A0 B0 C0 A1 B1 C1 X A2 B2 C2  00 A0 B0 C0 A1 B1 C1 X A2 B2 C2				
			0 01 A0 80 C0 A2 82 C2 X A1 B1 C1 1				
			11 A1 B1 C1 A0 B0 C0 X A2 B2 C2 00 C0 B0 A0 C1 B1 A1 X C2 B2 A2				
			1 01 C0 B0 A0 C2 B2 A2 X C1 B1 A1 10 C2 B2 A2 C1 B1 A1 X C0 B0 A0				
			11 C1 B1 A1 C0 B0 A0 X C2 B2 A2				
67	RESX	Input	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.				
68	VREF1	Output	Regulator output for internal reference voltage. Connect a capacitor for stabilization.				
69	VREF3	Output	Regulator output for internal reference voltage. Connect a capacitor for stabilization.				
	VILLIS	Output	Connect a Schottky diode to GND				
70	VREF2	Output	Regulator output for internal reference voltage.  Connect a capacitor for stabilization.				
71	AVSS	Power	System GND for analog system.				
72	AVSS	Power	System GND for analog system.				
73	AVSS	Power	System GND for analog system.				
74	AVDD	Power	5V~6.5VPower supply for analog system.				
	AVD	1 OWEI	connect a capacitor for stabilization.  5V~6.5VPower supply for analog system.				
75	AVDD	Power	connect a capacitor for stabilization.				
76	AVDD	Power	5V~6.5VPower supply for analog system. connect a capacitor for stabilization.				
77	ELVDD	Power	Power supply for OLED cell. connect a capacitor for stabilization.				
78	AVEE	Power	-4.0V~-6.0V Power supply for OLED cell. connect a capacitor for stabilization.				
70	AV/EE	Power	-4.0V~-6.0V Power supply for OLED cell.				
79	AVEE	Power	connect a capacitor for stabilization.				
80	AVEE	Power	-4.0V~-6.0V Power supply for OLED cell. connect a capacitor for stabilization.				
81	VCOM	Output	Regulator output for common electrode voltage.				
			connect a capacitor for stabilization, connect a TVS diode to GND.				




# 7.2 Application circuit

Below table is the instruction of peripheral circuit. Regarding power supply capacitor connections, mount an appropriate capacitor for each power supply.

No.	Signal Name	Typical Value	Maximum Rated Voltage	Note
1	VDDI	Cap, 2.2uF	6.3V	-
2	AVDD	Cap, 1.0uF	10V	-
3	ELVDD	Cap, 2.2uF	10V	-
4	AVEE	Cap, 1uF	10V	-
5	VDD	Cap, 4.7uF	6.3V	-
6	MVDD	Cap, 1uF	6.3V	-
7	VGMP	Cap, 1uF	10V	-
8	VGSP	Cap, 1uF	10V	
9	VREF1	Cap, 1uF	6.3V	-
10	VREF2	Cap, 1uF	6.3V	-
11	VREF3	Cap, 1uF Schottky Diode	6.3V	
12	VCOM	Cap, 2.2uF TVS	10V	Recommend: TVS VBR min>8V
13	OTP_VDD2	Cap, 1uF	6.3V	-
14	OVDD	Cap, 1uF	6.3V	-



Below circuit is one of typical example for reference to drive the module with D-PHY.





# 8 Electrical Characteristics

#### 8.1 Absolute Maximum Ratings

The absolute maximum rating is listed on the below table. When this Micro-OLED product is used beyond the absolute maximum ratings, it may be permanently damaged. It is strongly recommended use this Micro-OLED product within the following specified limits for normal operation. If these electrical characteristic conditions are exceeded during normal operation, this Micro-OLED product will malfunction and cause poor reliability.

Item	Symbol	Value	Unit
Power Supply Voltage (1)	VDDI	5.5	V
Barrey Creak (Valtage (2)	AVDD-AVSS	6.6	V
Power Supply Voltage (2)	AVEE-AVSS	6.6	V
	VDDI	1.32	V
Power Supply Voltage in AOI mode	AVDD-AVSS	6.6	V
Normouc	AVEE-AVSS	6.6	V
MIPI Differential Input	CLKP_PTA/B, CLKN_PTA/B DATAPO_PTA/B, DATANO_PTA/B DATAP1_PTA/B, DATAN1_PTA/B DATAP2_PTA/B, DATAN2_PTA/B DATAP3_PTA/B, DATAN3_PTA/B	1.32	V
Input Voltage of Interface	Vin	-0.3 ~ VDDI+0.3	V
Output Voltage of Interface	Vo	-0.3 ~ VDDI+0.3	V
Operating temperature	Topr	-20 ~ 70	°C
Storage temperature	Tstg	-40 ~ 80	°C

#### 8.2 DC Characteristic

- Cital acteriotic						
Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
		Power & Operation Voltage	2			
AVDD Input Level	AVDD	-	5.0		6.5	V
Digital I/O Power Supply (non-MIPI I/O)	VDDI			1.8		V
Digital I/O Input Level @Logic High	VIH	VDDI=1.65V ~ 1.95V	0.7*VD DI	-	VDDI	V
Digital I/O Input Level  @Logic Low	VIL	VDDI=1.65V ~ 1.95V	0	-	0.3*VD DI	٧
Digital I/O Output Level  @Logic High	VOH	lout = -1mA	0.8*VD DI	-	VDDI	٧
Digital I/O Output Level  @Logic Low	VOL	lout = +1mA	0	-	0.2*VD DI	٧
Digital I/O Input leakage  @Logic High	IIHD	Vin = VDDI			1	uA
Digital I/O Input leakage @Logic Low	IILD	Vin = 0	-1			uA
MIPI I/O Power Supply	MVDD	-	-	1.2	-	V
MIPI Input leakage @Logic High	IIHMD	Vin = MVDD			1	uA
MIPI Input leakage @Logic Low	IILMD	Vin = 0	-1			uA
Panel Reference Voltage	VCOM	-	-1	-	-5.5	V
Source Driver						



Gamma Reference	VGMP		4		5.5	V
Voltage	VGSP		0.3		2	V
Source Output	VDEV,POS	AVDD-1.2V <sout≤avdd- 0.6V</sout≤avdd- 		TBD		mV
Deviation (Positive output)	VDEV,PO3	1.2V ≤ Sout ≤ AVDD- 1.2V		TBD		mV
	VOFSET	AVDD-1.2V <sout≤avdd- 0.6V</sout≤avdd- 		TBD		mV
Source Output Offset	VOESE	1.2V ≤ Sout ≤ AVDD- 1.2V		TBD		mV

# 8.3 DSI DC/AC Characteristic

#### 8.3.1 Receiver characteristic

High speed receiver characteristic


Parameter	Description	Min	Тур.	Max	Unit
VCMRX(DC)	Common-mode voltage HS receive mode	70		330	mV
Zıd	Differential input impedance	80	100	125	Ω
VIDTH	Differential input high threshold	-	-	70	mV
VIDTL	Differential input low threshold	-70	) -	-	mV
Vihhs	Single-ended input high voltage	-	-	460	mV
VILHS	Single-ended input low voltage	-40	-	ı	mV
Ссм	Common-mode termination		-	60	pF



# Low power receiver characteristic

Parameter	Description	Min	Тур.	Max	Unit
Vih	Logic 1 input voltage	880	-	-	mV
VIL	Logic 0 input voltage, not in ULP state	-	-	550	mV
VIL_ULPS	Logic 0 input voltage, ULP state	-	-	300	mV
VHYST	Input hysteresis	25	-	-	mV
espike	Input pulse rejection	-	-	300	V∙ps
TMIN-RX	Minimum pulse width response	20	-	-	





# 8.3.2 Transmitter Characteristics

# High-Speed Transmitter Characteristics


Parameter	Description	Min	Тур.	Max	Unit
Vсмтх	HS transmit static common-mode voltage	150	200	250	mV
Vod	HS transmit differential voltage	140	200	270	mV
Vohhs	HS output high voltage	-		360	mV
Zos	Single ended output impedance	40	50	62.5	Ω
tR and tF (note1,2)	2007 2007 1 11 15 15 11 11	-	-	0.3	UI
trand tr (note1,2)	20%-80%rise time and fall time	-	-	0.35	UI

#### Note:

- 1. Applicable when supporting maximum HS bitrates ≤ 1Gbps (UI≥1ns)
- 2. Applicable when supporting maximum HS bitrates > 1Gbps(UI<1ns) but ≤ 1.5Gbps(UI≥0.667ns)

# **Low-Power Transmitter Characteristics**


Parameter	Description	Min	Ту	Ma	Unit
			p.	Х	
Voн	The output high level	1.1	1.2	1.3	V
VoL	The output low level	-50	-	50	mV
ZOLP	Output impedance of LP transmitter	110	ı	ı	Ω
VIHCD	Logic1 contention threshold	450	1	1	mV
VILCD	Logic0 contention threshold	-	-	200	mV



# 8.4 Timing Characteristics

#### 8.4.1 High Speed Mode Characteristics

Parameter	Symbol	Min	Тур.	Max	Unit
UI instantaneous	UIINST	1	-	3	ns
T Data to Clock Skew	TSKEW	-0.15	-	0.15	UIHS
RX Data to Clock Setup Time Tolerance	TSETUP	0.15	-	-	UIHS
RX Data to Clock Hold Time Tolerance	THOLD	0.15	-	-	UIHS







# 8.4.2 Low Power Mode Characteristics

Parameter	Description	Min	Тур.	Max	Unit
	Transmitted length of any Low-Power state				
T <sub>L</sub> PX(M)	period (MCU to display module)	50	-	-	ns
	Transmitted length of any Low-Power state				
T <sub>LPX</sub> (D)	period (display module to MCU)	50	-	-	ns
	Time that the new transmitter waits after				
	the LP-10 state before transmitting the				
TTA-SURE	Bridge state(LP-00) during a Link	TLPX		2*T <sub>LPX</sub>	
	Turnaround		_		
	Time that the new transmitter drives the Bridge state				
Tta-get	(LP-00) after accepting control during a Link		5* T <sub>LPX</sub>		
11/1 021	Turnaround		J 121X		
	Time that the transmitter drives the Bridge				
TTA-GO state(LP-00) before releasing control during a			4* TLPX		
117, 00	Link Turnaround		·		

#### Bus Turnaround from MPU to display module



#### Bus Turnaround from MPU to display module




#### 8.4.3 High Speed Mode Operation Timing Characteristics

Parameter	Description	Min	Ty p.	Max	Un it
T <sub>CLK-POST</sub>	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of THS-TRAIL to the beginning	60ns+52*U I	-	-	ns




	of TCLK-TRAIL				
T <sub>CLK-PRE</sub>	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode	8	-	-	UI
Tclk-prepare	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	38	-	95	n s
T <sub>CLK</sub> -SETTLE	Time interval during which the HS receiver should ignore any Clock Lane HS transitions, starting from the beginning of TCLK-PREPARE	95	-	300	n s
Tclk-term_en	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL,MAX	-	-	38	n s
T <sub>CLK</sub> -trail	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst t	60			n s
T <sub>CLK-PREPARE</sub> +T <sub>CLK-</sub> zero	TCLK-PREPARE + time that the transmitter drives the HS-0 state prior to starting the Clock	300	_	-	n s
T <sub>HS-EXIT</sub>	Time that the transmitter drives LP-11 following a HS burst	100	-	-	n s
T <sub>D-TERM_EN</sub>	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses VIL,MAX	-	-	35ns+4* UI	n s
Ths-prepare	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40ns+4* UI	-	85ns+6* UI	n s
Ths-prepare+Ths- zero	THS-PREPARE + time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence	145ns+1 0*UI	-	-	n s
T <sub>HS</sub> -settle	Time interval during which the HS receiver shall ignore any Data Lane HS transitions, starting from the beginning of THS-PREPARE.  The HS receiver shall ignore any Data Lane transitions before the minimum value, and the HS receiver shall respond to any Data Lane transitions after the maximum value. value.	85ns+6* UI	-	145ns+1 0*UI	n s



### 8.4.4 I2C-Bus Interface Timing


Parameter	Symbol	Min.	Тур.	Max.	Unit	Conditio
I2C Clock Frequency	Fclk	1	-	400	kH	
I2C Clock Low	Tclkl	130	-	-	ns	
I2C Clock High	Tclkh	600	-	-	ns	
I2C Data Rising Time	Tdr	-	-	300	ns	
I2C Data Falling Time	Tdf	-	-	300	ns	
I2C Data Setup Time	Tdsu	100	1	-	ns	
I2C Data Hold Time	Tdhd	-	-	TBD	ns	
I2C Setup Time (Start Condition)	Tsu_sta	600	-	-	ns	
I2C Hold Time (Start Condition)	Thd_sta	600	1	-	ns	
I2C Setup Time (Stop Condition)	Tsu_stp	600	-	-	ns	
I2C Bus Free Time (Stop Condition)	Tbuf_stp	130	-	-	ns	





#### 8.5 Reset Timing Characteristics

When Reset happens in Sleep-out mode, this Micro-OLED product will enter blanking sequence with the maximum time 120 msec. Then this Micro-OLED product will remain in blanking state and return \ default state. During reset complete time (tRT), data in OTP will be re-loaded and latched to internal registers. This data reload is done every time when there is an H/W reset and completes within 20 msec after the rising edge of RESX. Therefore, it is necessary to wait at least 20 msec after releasing the RESX before sending commands. Moreover, the Sleep-out command cannot be sent in 120 msec. Spike (less than 20ns width) Rejection can also be applied during a valid reset pulse.




Reset time @VDDI=1.65V to 1.95V, AVSS = VSS = MVSS = 0V, Ta=-40°C to 85°C


Signal	Symbol	Parameter	Min	Тур.	Max	Uni	Description
			•			t	
	tRW	Reset low pulse width	15			us	<b>*</b>
RESX	+0.7	Doost Commiste			20	ms	When reset applied at sleep-in mode
	₹RT	Reset Complete time			120	ms	When reset applied at sleep-out mode



# 9 Power Generation

# 9.1 Power Generation Scheme









# 9.2 Power Sequence

# Power on sequence



# Power off sequence





Symbol	Min.	Тур.	Max.	Unit	Description	
T1	1	-	ı	ms	Power on time between VDDI and AVDD	
T2	1	-	-	ms	Power on time between AVDD and VDD	
Т3	1	-	ı	ms	Power on time between VDD and AVEE	
T4	1	-	-	ms	Effective hardware reset period	
T5	20	-	-	ms	OTP reload time	
Т6	0	-	-	ms	The time is between initial code finished and sleep-out command	
T7	2	-	8	VS	Power on sequence, the period can be modified	
T8	1	-	-	VS	Blanking region	
Т9	-	1	-	VS	Power off sequence, the period can be modified	
T10	1	-	-	ms	Power off time between AVEE and VDD	
T11	1	-	-	ms	Power off time between VDD and AVDD	
T12	1	-	-	ms	Effective hardware reset period	
T13	1	-	-	ms	Power off time between AVDD and VDDI	




# 10 Interface

This Micro-OLED product supports MIPI interface and inter-integrated circuit interface (I2C). 1 port MIPI or 2 port MIPI is selected by register, and I2C is selected by IMO, the detail interface selection by IMO pin and register of PORT1\_2\_SEL shows in below table.

IM0	PORT1_2_SEL	Command Execute	Image Write
0	0	MIPI	MIPI 1port
0	1	MIPI	MIPI 2 port
1	0	12C	MIPI 1port
1	1	12C	MIPI 2 port

This Micro-OLED product supports MIPI interface with D-PHY and C-PHY which is selected by IF SEL pin.



#### 10.1 I2C Interface

The I2C-bus is for bi-directional, two-line communication between different ICs or modules. The two lines are the Serial Data Line (I2C\_SDA) and Serial Clock Line (I2C\_SCL). Both lines must be connected to a positive power supply via pull-up resistors. Data transfer can be initiated only when the bus is not busy. The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte was successfully received and another byte maybe sent. The master generates all clock pulses, including the ninth acknowledge clock pulse.




#### 10.1.1 I2C-Bus Protocol

Before any data is transmitted on the I2C-bus, the device which should response is addressed first. There are several slave addresses can be selected by MCU. The slave addressing is always carried out with the first byte transmitted after the START procedure.

#### Definition


- Transmitter: The device which sends the data to the bus.
- Receiver: The device which receives the data from the bus.
- Master: The device which initiates a transfer generates clock signals and terminates a transfer.
- Slave: The device addressed by a master.
- Multi-master: More than one master can attempt to control the bus at the same time without corrupting the message.
- Arbitration: Procedure to ensure that. If more than one master simultaneously tries to control the bus, only
  one is allowed to do so and the message is not corrupted.
- Synchronization: Procedure to synchronize the clock signals of two or more devices.



#### 10.1.2 Write Sequence

This Micro-OLED product supports register write sequence via I2C-bus transfer. The register writing supports single register write mode. The detailed transfer sequences are illustrated and described as below.

- (1) Data transfer for register writing should follow the format shown as below.
- (2) After the START condition, a slave address is sent.  $R/\overline{W}$  bit is setting to "0" for Write.
- (3) The slave issues an ACK to the master.
- (4) 8-bits register address transfer first then transfer the register data parameter.
- (5) A data transfer is always terminated by a STOP condition.
- (6) The chip SA [6:0] =1001100.



W: Write Bit, W= "1" here, R: Read Bit,R= "0" here


ACK: Acknowledge Bit, ACK= "0" here

SA[6:0]: Slave Address ADD[15:0]: Register Address D[15:0]: Register Data



#### 10.1.3 Read Sequence

This Micro-OLED product supports register read sequence via I2C-bus transfer. The register reading supports single register read mode. The register data reading transfer are shown as below.



W: Write Bit, W= "0" here, R: Read Bit,R= "1" here

ACK: Acknowledge Bit, ACK= "0" here

SA[6:0]: Slave Address ADD[15:0]: Register Address D[15:0]: Register Data

NACK: Negative Acknowledge Bit, NACK= "1" here

#### 10.2 MIPI Interface

Display serial interface (DSI) specifies the interface between a host processor and a peripheral such as a display module. It builds on existing MIPI Alliance specification by adoption pixel formats and command set. The detail Lane configuration for DPHY and CPHY are listed below.

### [DPHY]

For DPHY, there are one Clock Lane and 1~4 Data Lane. The configuration for DPHY between host and this Micro-OLED product shows as the table below.

Lane Pair	Available Operation Mode		
Clock Lane	Unidirectional Lane	Forward High-Speed Clock Escape Mode (ULPS only)	
Data Lane 0	Bi-directional Lane	Forward High-Speed Data Bi-directional Escape Mode Bi-directional LPDT	
Data Lane 1	Unidirectional Lane	Forward High-Speed Data No LPDT Escape Mode (ULPM only)	
Data Lane 2	Unidirectional Lane	Forward High-Speed Data No LPDT Escape Mode (ULPM only)	
Data Lane 3	Unidirectional Lane	Forward High-Speed Data No LPDT Escape Mode (ULPM only)	



# [DPHY]


For CPHY, there is no Clock Lane since it's embedded clock in Data Lane. There are 1~3 Trio (Lane) in CPHY. The configuration for CPHY between host and this Micro-OLED product shows as the table below.

Trio	Available Operation Mode		
		Forward High-Speed Data	
Trio 0	Bi-directional Lane	Bi-directional Escape Mode	
		Bi-directional LPDT	
Trio 1	Unidirectional Lane	Forward High-Speed Data	
		No LPDT	
		Escape Mode (ULPM only)	
Trio 2		Forward High-Speed Data	
	Unidirectional Lane	No LPDT	
		Escape Mode (ULPM only)	

### 10.2.1 DSI System Configuration

#### [DPHY]

This Micro-OLED product supports MIPI 2 port with 2, 3 or 4 lane configurations for DPHY. The system configuration is shown as the figure below. There are HW pin(IM, IF\_SEL, PORTSWAP) and registers (Lane\_num\_cfg, PSWAP, DSWAP) which can set the interface and lane related configuration.






#### 10.2.2 Multi-Lane Distribution and Merging

#### [DPHY]

DSI is a lane-scalable interface. Multi-lane implementations shall use a single common clock signal, shared by all data lane. In the transmitter, there will be a layer to distribute a sequence of packet bytes across N Lanes. And in the receiver, there will be a layer to merge this sequence of packet byte back to correct order. The data processing flow is shown as the figure below for DPHY one-lane/four-lane condition.





#### 10.2.3 Interface Level Communication

#### [DPHY]


DSI uses data and clock lane for DPHY communication. The Lane state is determined by driving certain Line levels. During normal operation, either a HS-TX or a LP-TX is driving a Lane. The HS-TX always drives the Lane differentially. The LP-TX drives two Lines for a Lane independently and single-ended. These results of High-Speed Lane states and Low-Power Lane states for DPHY are as the table below.

State Code	Line Voltage Levels		High-Speed	Low-Power	
	Dp-Line	Dn-Line	Burst Mode	Control Mode	Escape Mode
HS-0	HS Low	HS High	Differential-0	N/A	N/A
HS-1	HS High	HS Low	Differential-1	N/A	N/A
LP-00	LP Low	LP Low	N/A	Bridge	Space
LP-01	LP Low	LP High	N/A	HS-Rqst	Mark-0
LP-10	LP High	LP Low	N/A	LP-Rqst	Mark-1
LP-11	LP High	LP High	N/A	Stop	N/A

#### 10.2.4 Operation Modes

#### [DPHY]

During normal operation a Lane will be either in Control or High-Speed mode. The clock lane can be driven into three different modes: Low-Power Mode(LPM), Ultra-Low-Power Mode(ULPM) or High-Speed Clock Mode(HSCM). The Data Lane can be driven into following different modes: Escape Mode, HS Data Transmission, Bi-directional Data Lane Turnaround(BTA). The entry and leaving protocol flow chart for DPHY are as below.



### 10.2.4.1 Escape Modes

#### [DPHY]

Escape mode is a special mode of operation for Data Lanes using Low-Power stated. With this mode some additional functionality becomes available. A data Lane shall enter Escape mode via Escape mode Entry procedure:



LP-11  $\rightarrow$ LP-00  $\rightarrow$ LP-01  $\rightarrow$ LP-00. An 8-bit entry command shall be sent to indicate the requested action. The available Escape mode commands and actions are as the table below.


Escape Command	Command Type	Entry Command Pattern (First bit → Last bit)	
Low-Power Data Transmission	Mode	1110 0001	
Ultra-Low Power State	Mode	0001 1110	
Undefined mode	Mode	1001 1111	
Undefined mode	Mode	1101 1110	
Remote Application Reset	Trigger	0110 0010	
Tearing Effect	Trigger	0101 1101	
Acknowledge	Trigger 0010 0001		
Unknow	Trigger	1010 0000	

#### 10.2.4.2 Low Power Data Transmission

#### [DPHY]

If the Escape mode Entry procedure is followed up by Entry Command for Low Power Data Transmission (LPDT), Data can be communicated by the protocol at low speed. The LPDT waveform is as follows and the figure below.

- 1. Escape mode Entry Sequence
- 2. Escape Entry Command(87h) for LPDT
- 3. LP data for LPDT
- 4. Mark-1 to leave Escape mode




#### 10.2.4.3 Ultra-Low-Power State

#### [DPHY]

The MCU can force data lane in Ultra-Low-Power State(ULPS) by Escape Mode with ULPS Entry Command. The sequence to force data lane in ULPS is as follows and the figure below.

- 1. Escape mode Entry Sequence
- 2. Escape Entry Command(78h) for ULPS
- 3. Mark-1 to leave Escape mode





#### 10.2.5 High-Speed Data Transmission (HSDT)

#### [DPHY]


For High-Speed Data Transmission in DPHY, Clock lane has to enter High-Speed Clock Mode (HSCM) before Data lanes enter High-Speed Data Transmission. And the Data lanes have to leave High-Speed Data Transmission after Clock lanes already left HSCM. The High-Speed Data Transmission sequence for DPHY is as the figure below.

#### Data Lane

- 1. HS request sequence: LP-11  $\rightarrow$  LP-01  $\rightarrow$  LP-00
- 2. Keep HS-0 for certain time
- 3. Start of Transmission sequence(B8h)
- 4. HS data for HSDT
- 5. End of Transmission sequence (HS-0 if last data bit is HS-1, HS-1 if last data bit is HS-0)
- 6. Back to LP-11 to leave HSDT

#### ■ Clock Lane

- 1. HS request sequence: LP-11  $\rightarrow$  LP-01  $\rightarrow$  LP-00
- 2. Keep HS-0 for certain time
- 3. High speed clock mode
- 4. Keep HS-0 for certain time
- 5. Back to LP-11 to leave HSCM





#### 10.2.6 Burst of High-Speed Data Transmission

#### [DPHY]

For HSDT, there can be one data packet or multiple packets in one HS burst. These data packets can be long packet (LPa) or Short packet (SPa). HSDT with End of Transmission Packet(EoTP) or without it is selectable.

#### 10.2.7 Bi-directional Lane Turnaround(BTA)


#### [DPHY]

The transmission direction of a bi-directional lane can be swapped by means of a turnaround procedure. The procedure enable information transfer in the opposite direction and this procedure is the same for either a change from forward-to-reverse or reverse-to-forward direction. The BTA procedure is as follows and the figure below.

MCU send Turnaround Request sequence:

- 1.  $LP-11 \rightarrow LP-10 \rightarrow LP-00 \rightarrow LP-10 \rightarrow LP-00$
- 2. MCU change to Hi-Z state and wait for display module start to control the DO Lane
- 3. Display module control the Lane and change to stop state:

$$LP-00 \rightarrow LP-10 \rightarrow LP-11$$



# 10.2.8 Interface Level Communication


There are two packet structures are defined for communication: Short Packets(SPa) and Long Packets(LPa). For both packet structures, the Data Identifier(DI) is always the first bit of the packet.

#### 10.2.8.1 General Packet Structure


#### [DPHY

For DPHY, Short Packets are four bytes in length including 1 byte DI, 2 bytes data or command and 1 byte Error Correction Code(ECC). The ECC byte is used to check if the first 3 bytes in Packet Header (DI and data) is correct or not. And the ECC byte allows single-bit error to be corrected and 2-bit errors to be detected. The packet format for Short Packets are illustrated as the following.





As to Long Packets, they shall consist of three elements: 4 bytes Packet Header, Data Payload with a variable number of bytes and 2 bytes Packet Footer. The Packet Header includes 1 byte DI, 2 bytes Word Count(WC) and 1 byte ECC. The Word Count in Packet Header will decide the number of total bytes of the Data Payload. The Packet Footer has 2 bytes Checksum used to check if the Payload Data is correct or not. The packet format for Long Packets are illustrated as the following.



# 10.2.8.2 Bit Order and Byte Order for Packets

#### [DPHY]

The bit order for packets is the Least Signification Bit sent first and the Most Significant Bit sent last. And for the byte order for packets is the Least Signification Byte sent first and the Most Significant Byte sent last.

#### 10.2.8.3 Common Packet Elements

# [DPHY]

There are several common elements for Long and Short Packets such as DI byte and ECC byte. The DI byte consists of 2-bit Virtual Channel identifier (VC = DI[7:6]) and 6-bit Data Type field (DT = DI[5:0]). The DI structure is as the following.

Data Indentifier(DI)										
Virtual Ch	annel(VC)		Data Type(DT)							
Bit-7	Bit-6	Bit-5	Bit-4	Bit-3	Bit-2	Bit-1	Bit-0			

Virtual Channel is used to assign which peripherals for packets transmission. Data Type specifies if the packet is a Long or Short Packet and the packet format. The Data Type are defined as the table below.

Data Types for Peripheral-Sourced Packets

Data Type(hex)	Data Type(binary)	Description	Packet Size		
0x02	00 0010	Acknowledge and Error Report	Short		



0x11	01 0001	Generic Short READ Response, 1 byte returned	Short
0x12	01 0010	Generic Short READ Response, 2 bytes returned	Short
0x1A	01 1010	Generic Long READ Response	Long
0x1C	01 1100	DCS Long READ Response	Long
0x21	10 0001	DCS Short READ Response, 1 byte returned	Short
0x22	10 0010	DCS Short READ Response, 2 bytes returned	Short

**Data Types for Processor-Sourced Packets** 

Data Type(hex)	Data Type(binary)	Description	Packet Size		
0x01	00 0001	Sync Event, V Sync Start	Short		
0x11	01 0001	Sync Event, V Sync End	Short		
0x21	10 0001	Sync Event, H Sync Start	Short		
0x31	11 0001	Sync Event, H Sync End	Short		
0x07	00 0111	Compression Mode Command	Short		
0x08	00 1000	End of Transmission packet (EoTp)	Short		
0x03	00 0011	Generic Short WRITE, no parameters	Short		
0x13	01 0011	Generic Short WRITE, 1 parameter	Short		
0x23	10 0011	Generic Short WRITE, 2 parameters	Short		
0x04	00 0100	Generic READ, no parameters	Short		
0x14	01 0100	Generic READ, 1 parameter	Short		
0x24	10 0100	Generic READ, 2 parameters	Short		
0x05	00 0101	DCS Short WRITE, no parameters	Short		
0x15	01 0101	DCS Short WRITE, 1 parameter	Short		
0x06	00 0110	DCS READ, no parameters	Short		
0x37	11 0111	Set Maximum Return Packet Size	Short		
0x09	00 1001	Null Packet, no data	Long		
0x19	01 1001	Blanking Packet, no data	Long		
0x29	10 1001	Generic Long Write	Long		
0x39	11 1001	DCS Long Write	Long		
0x0A	00 1010	Picture Parameter Set	Long		
0x0B	00 1011	Compressed Pixel Stream	Long		
0x0E	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long		
0x1E	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long		
0x2E	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long		
0x3E	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long		



As to ECC, the host processor shall always calculate and transmit an ECC byte to identify the error for the Packet Header. The bits of ECC are defined as the rule below. The symbol '^' means XOR function. P7 and P6 are set to 0 because Error Correction Code is based on 64-bit value but this ECC implementation is only used for 24-bit value.

P7 = 0

P6 = 0

P5 = D10^D11^D12^D13^D14^D15^D16^D17^D18^D19^D21^D22^D23


P4 = D4^D5^D6^D7^D8^D9^D16^D17^D18^D19^D20^D22^D23

P3 = D1^D2^D3^D7^D8^D9^D13^D14^D15^D19^D20^D21^D23

P2 = D0^D2^D3^D5^D6^D9^D11^D12^D15^D18^D20^D21^D22

P1 = D0^D1^D3^D4^D6^D8^D10^D12^D14^D17^D20^D21^D22^D23


P0 = D0^D1^D2^D4^D5^D7^D10^D11^D13^D16^D20^D21^D22^D23



# 10.2.8.4 Packet Footer for Long Packets

# [DPHY]

The Packet Footer for Long Packets is a checksum value which is calculated from the Data Payload in the Long Packet. The checksum is using a 16-bit Cyclic Redundancy Check(CRC) with a generator polynomial of  $x^16 + x^12 + x^5 + x^0$ . The Receiver will calculate checksum value from received Data Payload and compare this CRC value with the Packet Footer sent by transmitter. If calculated CRC values equal to Packet Footer, the received Data Payload are correct. The CRC implementation is presented as the following.



### 10.2.8.5 Packet Pixel Stream Format

# [DPHY]

There are 4 packet pixel stream format: 16-bit RGB 5-6-5, 18-bit RGB 6-6-6, loosely packed 18-bit RGB 6-6-6 and 24-bit RGB 8-8-8. The Data Type for these pixel stream format are shown as the table below.

Data Type(hex)	Data Type(binary)	Description	Packet Size
0x0E	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long




0x1E	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x2E	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
0x3E	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long

Note: This Micro-OLED product only support 24-bit RGB pixel stream format


### **10.2.8.6 16- bit RGB Format, Data Type = 0x0E**

The data of 16-bit RGB pixel format comprise of five bits red, six bits green and five bits blue. Note that the "Green" component is split across two bytes. The pixel stream format is shown as the figure below.




# 10.2.8.7 18- bit RGB Format, Data Type = 0x1E

The data of 18-bit RGB pixel format comprise of six bits red, six bits green and six bits blue. The pixel stream format is shown as the figure below.




### 10.2.8.8 18-bit Loosely RGB Format, Data Type = 0x2E

The data of 18-bit loosely RGB pixel format comprise of six bits red, six bits green and six bits blue. But the six bits of each color is shifted to the upper bits of the byte and the bit[1:0] of each payload byte are ignored. This requires more bandwidth than the "packed" format but requires less shifting and multiplexing logic in the packing and unpacking function. The pixel stream format is shown as the figure below.



# 10.2.8.9 24-bit RGB Format, Data Type = 0x3E

The data of 24-bit RGB pixel format comprise of eight bits red, eight bits green and eight bits blue. The pixel stream format is shown as the figure below.



# 10.2.9 Peripheral-to-Processor LP Transmissions

### [DPHY]

All systems require bi-directional capability for returning READ data, acknowledge or error information to the Host



Processor. It shall use Lane 0 for all peripheral-to-processor transmissions. Reverse-direction signaling shall only use Low Power mode of Transmission.

Packet structure for peripheral-to-processor transactions is the same as for the processor-to-peripheral direction. There are four basic types for peripheral-to-processor transactions: Acknowledge, Acknowledge and Error Report, Response to Read Request, Tearing Effect(TE)

Acknowledge and Error Report is a Short Packet sent if any errors were detected in preceding transmissions from the Host Processor. Once the Errors are reported, the accumulated errors in the error register are cleared.

An error report is a short packet comprised of two bytes following the DI byte and with an ECC byte following the Error Report bytes. Detection and reporting of each error types is signified by setting the corresponding bit to "1".

The bit assignment for all	error reporting is shown as the table below.

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	Peripheral Timeout Error
6	False Control Error
7	Contention Detected
8	ECC Error, single-bit(detected and corrected)
9	ECC Error, multi-bit(detected, not corrected)
10	Payload Checksum Error
11	DSI Data Type Not Recognized
12	DSI VC ID Invalid
13	Invalid Transmission Length
14	Reserved
15	DSI Protocol Violation



#### **User Command** 11

ommand list												
Instruction	R/W	Ad	dress	D7	D6	D5	D4	D3	D2	D1	D0	Default
		MIPI	Non-MIPI									
SWRESET	W	01h	0100h		Ī	1	No Para	ameter				N/A
CMODE	R/W	03h	0300h	slice2_sel	-	-	-	-	-	-	CMODE	80h
SLPIN	W	10h	1000h				No Para	ameter				N/A
SLPOUT	W	11h	1100h				No Para	ameter				N/A
ALLPOFF	W	22h	2200h				No Para	ameter				N/A
ALLPON	W	23h	2300h		•		No Para	ameter				N/A
TCON	R/W	25h	2500h	-	-	-	-	-	-	-	TC_ENABLE	00h
			2600h				GC[	7:0]				01h
GAMSET	R/W	26H	2601h	TC1_TS_Ma n	DD_TS	-		T	C1_TS_SEL[4	1:0]		40h
DSPOFF	W	28h	2800h				No Para	ameter				N/A
DSPON	W	29h	2900h				No Para	ameter				N/A
CASET	R/W	2Ah	2A00h				XS[1	5:8]				00h
CASET	R/W	ZAII	2A01h				XS[7	7:0]				00h
DACET	R/W	206	2B00h				YS[1	5:8]				00h
RASET	R/W	2Bh	2B01h				YS[7	7:0]				00h
TEON	R/W	35h	3500h	-	-	-	-	-	-	-	М	00h
MADCTL	R/W	36h	3600h	-	-	-	-	RGB	-	RSMX	RSMY	00h
IDMOFF	R/W	38h	3800h				No Para	ameter				N/A
IDMON	R/W	39h	3900h				No Para	ameter				N/A
COLMOD	R/W	3Ah	3A00h		VIPI	[3:0]		-	-	-	-	70h
_	W		5100h				DBV	[7:0]	•	•		00h
WRDISBV	W	51h	5101h	-	-	-	-	-	-	-	DBV[8]	00h
WRCTRLD	W	53h	5300h	-	-	BCTRL	-	DD	DD_TC	-	HBHC_ SEL	00h
SCACTRL	W	69h	6900h							SC_MOI	D_SEL[1:0]	00h
IFCONFG	R/W	6Bh	6B00h	-	-	-	PORT1_2_S EL_ CMD1	-	-	-	-	10h
			8000h	-	-	-	-	-	-	-	OSC_FRE Q_SEL	01h
			8001h				NC[	7:01			Q_SEE	40h
RESCTRL1	R/W	80h	8002h				NL[					40h
			8003h	_	_	-	NC[8]	-	_	_	NL[8]	11h
	R/W		8100h	_	_	-	-	_	_		(9:8]	01h
	R/W		8101h				T1A[	7:01			.[]	54h
	R/W		8102h	_	_	-	_	-	_	VBPD	DA[9:8]	00h
RESCTRL2	R/W	81h	8103h			l	VBPD/		<u> </u>	1	[]	08h
	R/W	1 "	8104h	_	_	_	-	-	_	\/FDF	DA[9:8]	00h
	R/W	1	8105h				VFPDA			VIFE	[5.0]	10h
	R/W	1	8106h	-	_	_	-	-		PSELA[2:0]		00h
	R/W		8200h	-		_	-			1		
DECCEDI 2		021-		-	-	_				116	3[9:8]	01h
RESCTRL3	R/W	82h	8201h				T1B[					54h
	R/W		8202h	-	-	-	-	-	- VBPDB[9:8]		DB[9:8]	00h



	R/W		8203h		VBPDB[7:0]							
	R/W		8204h	-	-	-	-	-	-	VFPD	00h	
	R/W		8205h				VFPD	B[7:0]			10h	
	R/W		8206h	-1	-	-	- 1	-		PSELB[2:0]		01h
	R/W		8300h	VBP_E	VBP_EXT[9:8]		VFP_EXT[9:8] -			-	EN_VBP_ VFP_EXT	00h
PORCH_EXT	R/W	83h	8301h	1h VBP_EXT[7:0]				20h				
	R/W		8302h			VFP_EXT[7:0]						20h






SWRESET(0100h): Software Reset


0100H						SW	RESET							
		Add	lress					Parameter						
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0		
SWRESET	W	01h	0100h	-				No Par	ameter					
Description		he Softwa	are Reset co	mmand is	executed,	all related r	egister and	d paramete	ers are rese	t to their S	/W Reset o	lefault		
Description	values.	It is necessary to wait 10m sec to send any command following the S/W Reset.												
		If Is necessary to wait 10m sec to send any command following the S/W Reset.  If S/W Reset is executed in Sleep-out mode, it is necessary to wait 120m sec to send Sleep-Out command. The Software												
Restriction	Reset command cannot be sent during Sleep-Out sequence. Any new command cannot be sent within 8-frame until													
	device enters Sleep-In mode.													
	device		atus					Default Va	alue					
			n Sequence			0100h				N/A				
Default			Reset			0100		ne same as	above 🔷	,				
			Reset		The same as above  The same as above									
Flow Chart			_ <	Displar scr	y blank een  Set aands to default alue		ost	Comm Paran Displ Actio	neter lay					



CMODE(0300h	): Comp	ression i	vlode											
0400H						RD	ID123							
Laster 12	D /: . :	Add	lress					Parameter						
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0		
CMODE	R/W	03h	0300h	-	D7							D0		
	These o		s are use	d for compr										
Description	Bit			Syı	mbol		Des	scription		(	Comment			
	D7			slice_sel		(	Compressio	on slice sele	ection		0=1 slice 1=2 slice			
		D0		CMODE		Enal	ole/Disable	compress	ion mode		0=Disable 1=Enable			
Restriction	-													
		Sta	atus		Default Value									
		Power O	n Sequen	ce		0300h	<u> </u>			80h				
		SW	Reset				Th	ne same as	above		<u> </u>			
Default		HW Reset				The same as above								
Flow Chart				CN Slice	DE (03h)  HODE  ression mode		     river       	Para Dis Acc	gend mand ameter splay ction ode mential nsfer					



SLPOUT (1100h): Sleep Out



2200H	1	ixcis Oi i				۸۱۱	POFF					
22000		۸۸	dress			ALL	I. OLL	Paramete	or .			
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
ALLPOFF	W	22h	2200h	-				No Pai	rameter		1	
	This co	mmand fo	orces the dis	splay mod	ule to disp	lay black in	nage in	Display-On N	lode.			
					Image				play	_		
Description							$\rightarrow$					
Restriction	-											
		St	atus					Default V	alue			
Í		Power O	n Sequence			2200h				All Pixel C	Off	
Default		SW	Reset					The same as	above			
		HW	Reset					The same as	above			
Flow Chart				ALLPO Display	FF(22h)	)		Comma  Param  Displa  Action	eter /	1		
5	8		>					Sequen Transf		.1		

2300H 2300I	n): All Pi	xeron				AL	LPON					
		Ado	dress					Paramete	r			
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
ALLPON	W	23h	2300h	-				No Par	ameter			
	This co	mmand fo	orces the di		lule to disp	lay white i	mage in <i>D</i>	isplay-OnN Displa				
Description												
Restriction	-											
		St Power On	Soguence			2300h		Default Va	lue	All Pixel O	.ff	
Default			Reset			230011		The same as	above	All Pixel O	<u> </u>	
	-		Reset					The same as				
Flow Chart				Normal Dismod	N(23h) White			Legend Command Parameter Display Action Mode Sequential Transfer				
C												

TCON (2500h): Temperature Sensor Enable

C68/

	Temper	ature se	nsor Enab	ic .								
2300H		ı				ALI	PON					
	R/W	Add	lress		_	1		Parametei			•	
Instruction	K/ VV	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
ALLPON	R/W	25h	2500h	-	-	-	-	-	-	-	-	D0
	This co	mmand is	used to tur	n on ten	nperature se	nsor.						
Description		Bit	Symb	ool		Description	on			Comme	nt	
		D0	TC_E LE		Tempe	erature ser	nsor enab	le		mperature mperature		
										_		
Restriction	-											
		Sta	atus					Default Va	lue			
		Power Or	n Sequence			2500h				00h		
Default		SW	Reset				Th	e same as	above			
		HW	Reset				Th	e same as	above			
Flow Chart			_ (	Pai TC_	DN(25h)  rameter ENABLE  ure Sensor Or	Hos Drive	-¦	Comman  Paramet  Display  Action	ter			

GAMSET (2600	h): Gam	ıma Set										
2600H						GAI	MSET					
Inctrication	D /\*/	Add	lress					Parame	eter			1
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
GAMSET	R/W	26h	2600h	-					GC[7:0]			
GAIVISET			2601h	-	D7	D6	-	<u> </u>		D[4:0]		
					de and white			odule.		-		
		Bit	Symbo	ol		Description	on			Comme		
		D[7:0]	GC[7	:0]	Gam	ma code	selection	1	C	[0]=1: No others= Re	eserved	
		D7	TC1_T Mar		TO	C1 Manua	l mode			able TC m		
		D6	DD_1	S	Tem	nperature	dimming			Disable TS Enable TS		
	[	D[4:0]	TC1_T: EL[4:	S_S 0]		erature Ind			Se	ee Table a	as below	
Description	Tempera	mperature index table TC1_TS_SEL[4:0]						_ {				
				Те	mperature (	(degree)	TC	1_TS_S	SEL[4:0]	Tempe	rature (de	egree)
		001			0			07h			35	
		01h	n		5			08h	1		40	
		02h	n		10			09h	n		45	
		031	n	-	15			0Ah	ı		50	
		04h	n		20			0Bh	า		55	
		05h		-	25			0Ch			60	
		06ł	า		30			Othe	rs	F	Reserved	
Restriction	-											
		Sta	atus					Default	t Value			
		Power Or	n Sequence			2600h				01h		
Default		SW	Reset			2601h	Th	ne same	as above	40h		
			Reset						as above			
		1		I I								<u> </u>
						1						
			,	G	AMSET(26h)	Hos	t i	Lege	ind			
			_					Comma	and			
								/				
					Parameter		1 /	Param	eter			
Flow Chart			/	′	C1_TS_Man DD_TS 1_TS_SEL[4:0]	Drive	er	Displa				
			_	10	1_13_322[4.0]	_//						
						_	i <	Action				
				( N	lew GMA set	)	i					
								Mode	. )			
									$\leq$ 1			
							. (	Sequen Transfe				
							<u>_</u> _					

DISPOFF (2800h): Display OFF

2800H						DIS	POFF					
		Add	dress					Paramete	r			
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
DISPOFF	W	28h	2800h	-				No Par	ameter			
Description	This co	mmand fo	orces the di	splay mod	ule to stop	displaying	imagedata	э.				
Restriction	This co	mmand h	as no effect	when dis	play driver	is already	in <i>DISPLAY</i> -	<i>OFF</i> mode				
		St	atus					Default Va	alue			
		Power O	n Sequence			2800h				Display O	ff	
Default		SW	Reset				Th	e same as	above			
		HW	Reset				Th	e same as	above			
	This command forces the display module to stop displaying imagedata.  This command has no effect when display driver is already in DISPLAY-OFF mode  Status  Default Value  Power On Sequence  SW Reset  The same as above  HW Reset  The same as above  Legend  Display ON mode  Display OFF mode  Display OFF mode											

DISPON (2900h): Display ON


2900H						DI	SPON					
2500		Ado	dress					Paramete	r			
Instruction	R/W	MIPI	Other	D15-	D7	D6	D5	D4	D3	D2	D1	D0
DISPON	W	29h	2900h	-			1	No Par	ameter			
Description	This co	mmand fo	orces the dis	splay mod	ule to start	displaying	g imagedat	a.				
Restriction	This co	mmand h	as no effect	when dis	play driver	is already	in <i>DISPLAY</i> -	-ON mode.				
		St	atus					Default Va	lue			
		Power O	n Sequence			2900h	ı			Display O	off	
Default		SW	Reset				Th	e same as	above			
		HW	Reset				Th	e same as	above			
	MIPI   Other   D8	<b>\</b>				Parameter Display Action						

## CASET (2A00h): Column Address Set


2A00H						CA	SET					
		Add	dress					Parameter				
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
CACET	D //4/	2.41	2A00h	-				XS[1	.5:8]			
CASET	R/W	2Ah	2A01h	-				XS[	7:0]			
escription			icates displ		Display Width by NL[7:0	XS[15:0]  Display W						
Restriction	2. D	isplay cor nat display arameter IXEL_SHIF	N=integer ntent can b v content ca range= 0 ≤ T_X_DIR=1( range= 0 ≤	in't exceed XS[15:0] + f (Right)	display are	ea. XS shou - PIXEL_SHI	ld follow th	ne rule as t INT*2 ≤ 25	oelow: PIXI 68 (A08h)	EL_SHIFT_X		
		Status						Default	Value			
						2A0	0h			00h		
Default		Power On	Sequence			2A0	1h			00h		
		SW Reset			The sai	me as abov	e					

		ddress Se										
2A00H		I		1		CAS						
Instruction	R/W	Add	lress	D15	1	1	P	arameter		1	1	1
	.,	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
	- 4		2B00h	-				YS[1	5:8]			
RASET	R/W	2Bh	2B01h	-				YS[7	7:0]			
Description					sition of di	isplay modu	le in rows.					
	V2[12:0]	. Display li	ne start po	SILIOII.								
Restriction	2. D	isplay con nat display arameter	N=integer tent cane l	n't exceed YS[15:0] + I	Dist	play Widtl  , PIXEL_SHIF  ea. YS should	T_X_COUN	NT, and Pl	elow: PIX			
	Р			YS[15:0] + [		+ PIXEL_SHIF	FT_Y_COUN	Default				
D ( ):		Power On	Sequence		B00h B01h			00h		00h		
Default		SW Reset				me as above	<u> </u>			0011		
		HW Reset				me as above						
	700			R/	ASET (2Bh)			Legen Command Paramete Display		1   1   1   1   1   1   1   1   1   1		


TEON (3500h): Tearing Effect Line ON



3600H						MA	DCTL					
		Add	Iress					Paramete	r			
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
MADCTL	R/W	36h	3600h	-	-	-	-	-	D3	-	D1	D0
	This co	mmand se	et scan dire	ction of so	urce and g	ate and da	taorder.					
		Bit	Symb	ool		Descripti	on			Comme	nt	
		D3]	RG	В	Color (	Order of a	sub-pixel type	of		1=BGI 0=RGI		
		D1	RSM			true RGB Horizonta			0:	=Normal C = Horizont	Display tal Flip	
		D0	RSM	1Y		Vertical	Flip		1=	= Normal [ 0= Vertica	Display Il Flip	
		In	put image			RSMX	RSMY		Display			
		B water		E		0	0	B section of the sect	23-			
						0	1	B western				
Description						1	0	B				
						1	1	B section of the sect	2239-			
			put Data or	der		RGB Pane	l Display Co	olor Ordei				
2	<u> </u>					1						
Restriction								D.C. IV.C.	-1			
								Default V	alue			
Default						3600h				00h		
Default		Power On S	Sequence Reset Reset			3600h		Default Vine Same as The same as	above	00h		



3800H												
						IDN	1OFF					
		Add	dress					Parameter				
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
IDMOFF	W	38h	3800h	-				No Par	ameter			
Description	This co	mmand ca	ause display	/ module to	exit <i>Idle</i> n	node.						
Restriction	This co	mmand h	as no effect	when disp	lay modul	e is not in <i>l</i>	<i>dle</i> mode.					
		St	atus					Default Val	ue			
		Power On	Sequence			3800h				Idle mode o	off	
Default		SW	Reset				Tł	ne same as a	bove			
		HW	Reset				Th	ne same as a	bove			
								Lege				



3A00H						COL	MOD					
		Add	lress				ı	Parameter				
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
COLMOD	R/W	3Ah	3A00h	-		D[7	':4]		-	-	-	-
	This co	mmand ir	dicates the	current pi	ixel format	of the disp	lay:					
		Bit	Symb	ool		Description	n			Comme	nt	
Description		D[7:4]	VIPF	[3:0]	DI	PI Pixel F	ormat		С	7=24-bit/ others=Re	pixel served	
Restriction	-											
		St	atus					Default Val	ue			
		Power On	Sequence			3A00h				70h		
Default		SW	Reset				Th	e same as a	bove			
		HW	Reset				Th	e same as a	bove			
Flow Chart			Ne	Parameter VIPF[3:0]		Driver		Parameter  Display  Action  Mode  Sequential Transfer				
	8		·									

WRDISBV (5100h): Write Display Brightness

C66)

RDISBV (510	1	tc Dispid	ry Drightine	233		14/07	NCDV/					
5100H						WRI	DISBV					
Instruction	R/W	Add	dress	D15		T		Parameter	· 	<u> </u>	ı	1
instruction	K/VV	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0
MADDICD.		E41	5100h	-		1		DBV	[7:0]	1	ı	
WRDISBV	W	51h	5101h	-	-	-	-	-	-	-	-	DBV [8]
Description	This co	mmand is	used to ad	just brig	htness.							
Restriction	-											
		St	atus					Default Val	ue			
		Power On	Sequence			5100h				00h		
Default						5101h				00h		
			Reset					he same as a				
		HW	Reset				Т	he same as a	bove			
Flow Chart			_ (	Parai DBV	meter /[8:0]	Host Drive	.	Comman  Paramete  Display  Action  Mode  Sequentia Transfer	d er			

WRCTRLD (5300h): Write CTRL Display

<u>(Un): W</u> r	ite CTRL	Display													
					WRC	TRLD									
	Add	dress					Parameter				•				
R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0				
W	53h	5300h	-	-	-	D5	-	D3	D2	-	D0				
This co	mmand is	used to set	t brightnes	s control a	nd display	dimingco	ntrol.								
	Bit	Sym	nbol	De	escription		Comment								
	D5	BCT	ΓRL	Bright	ness cont	rol	_								
	D3	DD_	_BC	Display o	dimming c	ontrol			-						
	D2 DD_TC Temperature index dimming control 0 = Temperature dimming codisable 1=High Brightness Low						ing cont								
	D0	НВНС	S_SEL	Display	mode co	ntrol	Contrast	0=Low							
-															
	Sta	atus					Default Val	ue							
	Power On	Sequence			5300h				00h						
						7	The same as a	bove							
		_	WRCTRLI	D(53h)	Host	] - - - -			1						
700			BCTR DD_B DD_T HBHC_S	L, C C, SEL	Driver		Display  Action  Mode		1						
	R/W W This co	Addo R/W 53h This command is  Bit D5 D3 D2 D0  - St Power On SW	MIPI Other W 53h 5300h This command is used to set  Bit Sym D5 BCT D3 DD  D2 DD  D0 HBHC  - Status Power On Sequence SW Reset HW Reset	R/W MIPI Other D15-D8 W 53h 5300h - This command is used to set brightnes  Bit Symbol D5 BCTRL D3 DD_BC  D2 DD_TC  D0 HBHC_SEL  - Status Power On Sequence SW Reset HW Reset  WRCTRLE  Parame BCTR DD_B DD_TT HBHC_S  New bright	Address R/W MIPI Other D15-D8 D7 W 53h 5300h This command is used to set brightness control are Bit Symbol De D5 BCTRL Bright D3 DD_BC Display C D2 DD_TC Temper dimm D0 HBHC_SEL Display  - Status Power On Sequence SW Reset HW Reset  WRCTRLD(53h)  Parameter BCTRL,	R/W Address R/W MIPI Other D15-D8 D7 D6 W 53h 5300h This command is used to set brightness control and display of D5 BCTRL Brightness control D5 BCTRL Brightness control D3 DD_BC Display dimming control D0 HBHC_SEL Display mode colors  - Status Power On Sequence 5300h SW Reset HW Reset  WRCTRLD(53h) Host  Parameter BCTRL, DD_BC DD_TC, HBHC_SEL Driver Driver DD_TC, HBHC_SEL  New brightness	R/W Address R/W MIPI Other D15-D8 D7 D6 D5 W 53h 5300h D5 This command is used to set brightness control and display dimingco  Bit Symbol Description D5 BCTRL Brightness control D3 DD_BC Display dimming control  D2 DD_TC Temperature index dimming control  Status Power On Sequence S300h SW Reset HW Reset  New brightness  New brightness  Poriver DD_BC DF D	R/W Address Parameter R/W MIPI Other D15-D8 D7 D6 D5 D4  W 53h 5300h D D5 -  This command is used to set brightness control and display dimingcontrol.  Bit Symbol Description  D5 BCTRL Brightness control D8 D9 D9 D15-D15-D15-D2 D9 D15-D15-D2 D9 D15-D15-D15-D2 D9 D15-D15-D15-D2 D9 D15-D15-D15-D15-D15-D15-D15-D15-D15-D15-	R/W   Address   D15- D8   D7   D6   D5   D4   D3   W   53h   5300h   -   -   -   D5   -   D3   This command is used to set brightness control and display dimingcontrol.    Bit	Nation	R/W Address   Parameter				

6900H						SCA	CTRL							
		Ado	Iress					Parameter						
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0		
SCACTRL	R/W	69h	6900h	-	-	-	-	-	-	-	D[:	L:0]		
	This co	mmand se	ets operation	n mode of	e of MIPI clock lane during porch time.									
		Bit	Sy	mbol	[	Description	ı		С	omment				
Description	1	D[1:0]	SC_M	OD_SEL	Scaling up ratio selection  0= off 1= 2x scaling up 2=1.33x scaling up 3= reserved									
Restriction	-													
		Sta	atus					Default Va	lue					
		Power Or	n Sequence			6900h				00h		_		
Default			Reset				Th	ne same as	above					
		HW	Reset				Th	ne same as	above					
Flow Chart				Paramete C_MOD_SE	er L[1:0]	Hos Drive	-  [   	Commar  Parame  Display  Action  Mode	ter /					
								Transfer		1				

6900H						IFCC	NFG							
		Ado	dress	I		00		Paramete	r					
Instruction	R/W	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0		
IFCONFG	R/W	6Bh	6B00h	-	-	-	-	D4	-	-	-	-		
	PORT_:	1_2_SEL_(	CMD1: Set I	MIPI Port1	or Port2 se	lection. XO	R with PO	DRT1_2_SEI	(CMD2 pa	ge0 B102 [	07).	l		
		Bit		mbol		Description				omment				
		D4		T1_2_SE CMD1		1 port or 2 selection	2 port	Refer to	the table	below				
Description		RT_1_2_ 1D1)	SEL_CMI	01	PORT1_	_2_SEL (C	MD2 p0	)	MIPI Port Selection					
	0h				0h				1-Port					
	0h				1h				2-Port					
	1h				0h				2-port					
	1h				1h				1-port					
Restriction	-										*			
		St	atus					Default Va	lue					
Default		Power On	•			6B00h				10h				
Delault	SW Reset The same as above  HW Reset The same as above													
low Chart		HVV	Reset		ine same as	above								
				Paramet DRT1_2_St D1	er EL_CM	Hos Driv	-¦     	Leg  Comm  Parar  Disp  Action  Seque Trans	neter lay					

Restriction   R/W   Addr	Other  8000h  8001h  8002h  8003h  Jused to set p  Syml  OSC_FR  EL  NC[8  NL[8	:0]	OSC X	D6 -	D5 on. on selection	NC[8]	D3 - (7:0] (7:0] - 0  X-axis re	D2 - Comment = 69.75MH 1= 93MH 2solution=	Hz z NC[8:0]*8		
RESCTRL 1   R/W   80h	Other  8000h  8001h  8002h  8003h  Jused to set p  Syml  OSC_FR  EL  NC[8  NL[8	D8	- e and displ	- ayresolution Description frequency -axis reso	D5 on. on selection	D4 - NC  NL[ NC[8]	D3 - (7:0] (7:0] - 0  X-axis re	- Comment = 69.75MH 1= 93MH2 esolution=	- t Hz z NC[8:0]*t	D0 NL[8]	
RESCTRL 1 R/W 80h  This command is used in the second in t	8000h 8001h 8002h 8003h used to set p Symi OSC_FR EL NC[8 NL[8	D8	- e and displ	- ayresolution Description frequency -axis reso	- on. on selection	- NC[ NC[8]	7:0] 7:0] - 0	- Comment = 69.75MH 1= 93MH2 esolution=	- t Hz z NC[8:0]*t	D0 NL[8]	
Description  Descr	8001h 8002h 8003h used to set p Syml OSC_FR EL NC[8 NL[8	anel type pool EEQ_S :0]	- e and displ	Descripti Tequency -axis reso	on. Son selection	NC[8]	7:0] - 0 X-axis re	Comment = 69.75MHz 1= 93MHz esolution=	t Hz z NC[8:0]*	NL[8]	
Description  Descr	8002h  8003h  used to set p  Symi  OSC_FR  EL  NC[8  NL[8	anel type pool EEQ_S ::0]	OSC X	Descripti Tequency -axis reso	on. Son selection	NC[8]	7:0] - 0 X-axis re	Comment = 69.75MHz 1= 93MHz esolution=	t Hz z NC[8:0]*	8	
Description  D[8:0]  D[8:0]  Restriction  Resolution switch	8003h  used to set p  Syml  OSC_FR  EL  NC[8  NL[8	cool EEQ_S :0]	OSC X	Descripti Tequency -axis reso	on. Son selection	NC[8]	0 X-axis re	Comment = 69.75MHz 1= 93MHz esolution=	t Hz z NC[8:0]*	8	
Description  D[8:0]  D[8:0]  Restriction  Resolution switch	used to set p. Syml OSC_FR EL NC[8 NL[8	enel type cool EEQ_S :0]	OSC X	Descripti Tequency -axis reso	on. Son selection		0 X-axis re	Comment = 69.75MHz 1= 93MHz esolution=	t Hz z NC[8:0]*	8	
Description  D[8:0]  D[8:0]  Restriction  Resolution switch	Syml OSC_FR EL NC[8 NL[8	:0]	OSC X	Descripti frequency -axis reso	selection		X-axis re	= 69.75MH 1= 93MHz esolution=	Hz z NC[8:0]*8		
Do Description D[8:0]  Restriction Resolution switch	OSC_FR EL NC[8 NL[8	:0]	X	frequency -axis reso	selection		X-axis re	= 69.75MH 1= 93MHz esolution=	Hz z NC[8:0]*8		
Description  D[8:0]  D[8:0]  Restriction  Resolution switch	EL NC[8 NL[8	:0]	X	-axis reso	lution		X-axis re	1= 93MHz esolution=	Z NC[8:0]*8		
Restriction Resolution switch	NC[8 NL[8 is only valid	:0]	Y				X-axis re	solution=	NC[8:0]*8		
Restriction Resolution switch	NL[8	:0]	Y								
Restriction Resolution switch	is only valid			-axis reso	lution		Y-axis re	esolution=	NL[8:0]*8	3	
Star		in <i>SLPIN</i>	/mode.								
Star		in <i>SLPIN</i>	/mode.								
	tus										
Power On						Default Va	lue				
Power On				8000h				01h			
Power On				8001h				40h			
Default	Sequence			8002h			40h				
				8003h				11h			
SW R	leset				The	e same as	above				
HW R	Reset				The	e same as	above				
Flow Chart	ose	Paramete GD_HALE C_FREQ_ NC[8:0] NL[8:0]	er F _SEL		ost	Pa D	egend mmand arameter display Action Mode				

010011			Control2			DECC	TDI 2						
8100H				l		RESC	CTRL2						
Instruction	R/W	Add	Iress	D4.5	1	1	P	aram	eter	1			1
	.,,,,	MIPI	Other	D15- D8	D7	D6	D5	D	4	D3	D2	D1	D
			8100h	-	-	-	-	-		-	-	T1A[	9:8]
			8101h	-					T1A[7	7:0]			
			8102h	-	-	-	-	-		-	-	VBPDA	A[9:8]
RESCTRL 2	R/W	81h	8103h	-				٧	BPDA	[7:0]		_	
			8104h	-	-	-	-	-		-	-	VFPDA	[9:8]
			8105h	-				٧	/FPDA	[7:0]			
			8106h	-	-	-	-	-		-		PSELA[2:0]	
	This	comman	d is used to	set panel t	ype and di	splay resol	ution.			<u> </u>			
		Bit	Sv	mbol		Descripti	ion				Commer	nt	
		D[9:0]		A[9:0]	Clock		of 1-Hsync	+			_		ook
		J[9.0]	1 17	4[9.0]		ata path ir			<u> </u>	1A[9:0] 0h	Nu	mber of Cl 1-dpclk	OCK
					101 0	mode		-		1h		2-dpclk	
						modo						z-upcik	
										3FEh		1023-dpcll	·
								1	-	3FFh		1024-dpcll	
		0[9:0]	VBP	DA[9:0]	VB	P line nur	nher in		7		Lir	ne Number	
		,[0.0]	V D1	D7 ([0.0]		normal m			VB	PDA[9:0]	-"	VBP	01
										0~1h		Reserved	
										2h		2-dpclk	
										:		:	
										3FBh		1019-dpcll	<
									3F	C~3FFh		Reserved	
		0[9:0]	VFP	DA[8:0]		P line nun			VF	PDA[9:0]	Lir	ne Numbei VFP	r of
Description						noma m	odo	-		0~1h		Reserved	
								-		2h		2-dpclk	
										:		: :	
										3FEh		1022-dpcll	<
										3FFh		1023-dpcll	
		0[2:0]	PSE	LA[2:0]	OSC	divisor for	data path			ELA[2:0]		OSC diviso	
						n normal n				0h		1	
										1h		2	
										2h		3	
										3h		4	
										4h		6	
										5h		8	
										6h		12	
										7h		24	

Restriction -	-		
	Status	De	efault Value
		8100h	01h
		8101h	54h
		8102h	00h
	Power On Sequence	8103h	08h
Default		8104h	00h
		8105h	10h
		8106h	00h
	SW Reset	The s	same as above
	HW Reset	The s	same as above
Flow Chart	Parame T1A/9 VBPDA/ VFPDA/ PSELA/ New Display Normal r	eter Oriver  Driver  Driver  Timing for mode	Command  Parameter  Display  Action  Mode  Sequential Transfer

SCTRL3 (820 8200H						RESC	CTRL3							
020011		Ado	Iress			ILD		aram	otor					
Instruction	R/W			D15-										
		MIPI	Other	D8	D7	D6	D5	D	4	D3	D2	D1	D	
			8200h	-	-	-	-	-		-	-	T1B[	9:8]	
			8201h	-					T1B[	7:0]				
			8202h	-	-	-	-	-		-	-	VBPDB	[9:8]	
RESCTRL 3	R/W	82h	8203h	-				٧	/BPDI	B[7:0]				
	•		8204h	-	-	-	-	-		-	-	VFPDB	[9:8]	
			8205h	-		I.	l	\	/FPDI	3[7:0]				
			8206h	-	-	-	-	_		-	ı	PSELB[2:0]		
	This	comman		set panel t	vpe and di	splav resol	ution.							
		Bit		mbol	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Descripti					Commer	ıt.		
					01 1			+-			_			
		0[9:0]	11	B[9:0]			of 1-Hsync			T1B[9:0]	Nui	mber of CI	ock	
					for dat	a patn in	idle mode		_	0h		1-dpclk		
										1h		2-dpclk		
										2EEb		: 1023-dpcll	,	
								1		3FEh 3FFh				
	-	210.01	\/DD	DD[0.0]	\/DD	Para a sancara la			<del>}</del>	SEFII		1024-dpcll		
		D[9:0]	VBP	DB[9:0]	VBP	line numb mode			VE	3PDB[9:0]	l Lir	ne Number VBP	ot ot	
										0~1h		Reserved		
										2h		2-dpclk		
										:		:		
										3FBh		1019-dpcll	(	
									3F	-C~3FFh		Reserved		
		D[9:0]	VFP	DB[8:0]	VFP	line numb mode			VF	PDB[9:0]	Lir	ne Numbei VFP	of	
Description										0~1h		Reserved		
										2h		2-dpclk		
										:		:		
										3FEh		1022-dpcll	(	
										3FFh		1023-dpcll		
	1	0[2:0]	PSE	LB[2:0]	OSC	divisor for	data path		PS	SELB[2:0]		OSC diviso		
				- <del>-</del>		in idle mo		0h			1			
										1h		2		
										2h		3		
										3h		4		
										4h		6		
										5h		8		
										6h		12		
										7h		24		

Restriction	-		
	Status	Di	efault Value
		8200h	01h
		8201h	54h
		8202h	00h
	Power On Sequence	8203h	08h
Default		8204h	00h
		8205h	10h
		8206h	01h
	SW Reset		same as above
	HW Reset	The :	same as above
Flow Chart	Parai T18 VBPD VFPD PSEL	meter [9:0] B[9:0] B[9:0] B[9:0] Control of the con	Command  Parameter  Display  Action  Mode  Sequential Transfer

	550011). P	orch CT	KL										
8300H						PORC	H_EXT						
Instruction	R/W	Ad	ldress				Р	arameter	·		Т		
mstruction	11,7 4	MIPI	Other	D15- D8	D7	D6	D5	D4	D3	D2	D1	D0	
202011 5			8300h	-	VBP_EX	T[9:8]	VFP_EXT	[9:8]	-	-	-	D0	
PORCH_E XT	R/W	83h	8301h	-				VBP_E	XT[7:0]				
			8302h	-				VFP_E	XT[7:0]				
	This co	mmand i	s used to se	t porch s	etting under	displaying	data with e	xternaltir	ming.				
		Bit	Syr	mbol		Descript	ion		Comment				
		D0	EN_VBF	P_VFP_	E Enab	le VBP/VF	_	1=		etting of V		and	
			>	(T		under DN	1=1			VFP_EXT			
Description		[0.0]	\/DD_F	-VT[0.0]	The			0	=refer to	Host's ext	ernal timi	ng	
		[9:0]	VBP_E	XT[9:0]		porch line of VBP v							
						VBP_VFF							
	D	[9:0]	VFP_E	XT[9:0]		porch line				-			
						of VFP w	/hen						
					EN_	VBP_VFF	_EXT=1						
Restriction	-												
		S	tatus					efault Va	lue				
						8300h				00h			
		Power C	n Sequence			8301h				20h			
Default		Towerc	on sequence			8302h				20h			
		SW	/ Reset				The	same as	above				
low Chart		HW	/ Reset				The	same as	above				
5	700		_ ·	Paran Paran EN_VBP_L VBP_E VFP_E	neter VFP_EXT XT[9:0] XT[9:0]	<u> </u>	lost   river   		egend Command				