
# Project 1: 2-Stage OpAmp



# **Design Phase**

# **Project Specifications**

```
In [3]: VDD = 2.5
                                      # supply voltage
                     # voltage at the negative supply
         VSS = -2.5
                                  # slew rate +5/-5 V/μs, converted in V/s
# load capacitance in F
         SR = 5e6
         CL = 5e-12
        MAX_VIN = 2.1 # max common mode input voltage
MIN_VIN = -1.3 # min common mode input voltage
                         # max output voltage
         MAX VOUT = 2.2
        MIN_VOUT = -2.2 # min output voltage

GBW = 5e6 # agin bandwith of 5
         GBW = 5e6
                                    # gain bandwith of 5 MHz expressed in Hz
         gbw_rad = GBW * 2 * np.pi # gain bandwith in rad/s
         DIFF GAIN = 80
                                    # differential gain in dB, has to be > 80 dB
         PM = 60
                                      # phase margin in degrees, has to be > 60 degrees
         NOISE = 30
                                      # sqrt(thermal noise) in nV/sqrt(Hz), has to be < 30 nV/sqrt(Hz)</pre>
```

# **Technological Parameters**

### nMOS

```
# Threshold voltage (V)
In [4]: vto nmos = 0.71
        phi nmos = 0.6
                          # Surface potential (V)
                           # Body effect coefficient (V^0.5)
        gamma nmos = 0.01
        kp nmos = 182e-6
                            # Transconductance parameter (A/V^2), beta prime parameter
        lambda nmos = 0.01
                            # Channel-length modulation parameter
        tox nmos = 9.6e-9
                            # Oxide thickness (m)
                            # Junction capacitance per unit area (F/m^2)
        cj nmos = 350e-6
        cjsw nmos = 120e-12  # Sidewall junction capacitance per unit length (F/m)
        pb nmos = 0.8
                            # Built-in potential (V)
       mj nmos = 0.33  # Junction grading coefficient
        mjsw nmos = 0.33 # Sidewall junction grading coefficient
        cgdo nmos = 0.046e-9 # Gate-drain overlap capacitance per unit width (F/m)
        cgso nmos = 0.046e-9 # Gate-source overlap capacitance per unit width (F/m)
```

```
In [5]: vto pmos = -0.901
                               # Threshold voltage (V)
        phi pmos = 0.6
                               # Surface potential (V)
        lambda pmos = 0.01
                               # Channel-length modulation parameter
        tox pmos = 9.0e-9
                               # Oxide thickness (m)
                               # Junction capacitance per unit area (F/m^2)
        ci pmos = 350e-6
        pb pmos = 0.8
                               # Built-in potential (V)
        cgso pmos = 0.046e-9 # Gate-source overlap capacitance per unit width (F/m)
                               # Body effect coefficient (V^0.5)
        gamma pmos = 0.01
                               # Transconductance parameter (A/V^2), beta prime parameter
        kp pmos = 41.5e-6
        cjsw pmos = 120e-12
                               # Sidewall junction capacitance per unit length (F/m)
        misw pmos = 0.33
                               # Sidewall junction grading coefficient
        cgdo pmos = 0.046e-9
                               # Gate-drain overlap capacitance per unit width (F/m)
```

## Other technological parameters

```
In [6]: epsilon_ox = 3.45e-11  # Oxide permittivity (F/m)
Cox_pmos = epsilon_ox / tox_pmos  # Capacitance per unit area (F/m^2) of pmos
Cox_nmos = epsilon_ox / tox_nmos  # Capacitance per unit area (F/m^2) of nmos
mu_p = kp_pmos / Cox_pmos  # Mobility of holes (m^2/V·s) of pmos
mu_n = kp_nmos / Cox_nmos  # Mobility of electrons (m^2/V·s) of nmos
T_celsius = 25  # Temperature in Celsius
T_kelvin = T_celsius + 273.15  # Temperature in Kelvin
```

# **Phase 1: Transistor Sizing**

#### 1. Calculate minimum Cc

We need to find the *minimum* compensation capacitance value in order to respect the given noise specification.

$$noise = \sqrt{rac{v_n^2}{\Delta f}} \leq 30rac{nV}{\sqrt{Hz}} \hspace{1.5cm} V_{OV_3} = V_{DD} - V_{IN_{MAX}} - |V_{Tp}| + V_{Tn}$$

$$C_{C_{min}} = rac{16}{3} \cdot rac{K \cdot T}{GBW_{rad} \cdot rac{v_n^2}{\Delta f}} \cdot \left(1 + rac{SR}{GBW_{rad} \cdot V_{OV_3}}
ight)$$

### 2. Current through M5, M6, M7

From the **slew rate** specific we can derive  $I_5$  and  $I_7 = I_6$ :

Imposing charging = discharging:

$$rac{I_5}{C_C} = rac{I_7 - I_5}{C_L} = SR \quad \Rightarrow \quad egin{cases} I_5 = C_C \cdot SR \ I_7 = I_6 = SR \cdot (C_C + C_L) \end{cases}$$

```
In [8]: i5 = Cc_min * SR
i7 = i6 = SR * (Cc_min + CL)

print(f"i5 = {i5:.3e} A\ni6 = {i6:.3e} A\ni7 = {i7:.3e} A")
i5 = 2.056e-05 A
```

### 3. Length of M6

i6 = 4.556e-05 Ai7 = 4.556e-05 A

In the AC behaviour we have three poles and a zero:

$$\left\{egin{aligned} p_1 = -rac{1}{C_{Miller}R_{out1}} = -rac{1}{C_cg_{m6}R_{out2}R_{out1}} \ p_2 = -rac{g_{m6}}{C_L} \ p_3 = -rac{g_{m6}}{C_{GS6}} \cdot rac{C_c}{C_c + C_L} \ z = \left(1 + rac{1}{g_{m6}R_c}
ight) \cdot C_c \end{aligned}
ight.$$

Knowing that:

$$C_{GS_6} = rac{2}{3} C_{OX} \mu_p W_6 L_6 \hspace{1.5cm} V_{OV_6} = V_{DD} - V_{OUT_{MAX}}$$

We can derive the length of the transistor M6 as follows:

$$L_6 = \sqrt{rac{3}{2} \cdot rac{\mu_p \cdot V_{OV_6} \cdot C_C}{GBW_{rad} \cdot (C_C + C_L) \cdot an(PM)}}$$

```
In [9]: Vov6 = VDD - MAX_VOUT  # overdrive voltage of M6
L6 = np.sqrt((3/2) * ((mu_p * Vov6 * Cc_min) / (gbw_rad * (Cc_min+CL) * np.tan(np.radians(PM)))))  # max Length of M6
print(f"Vov6 = {Vov6:.3f} V\nL6 = {L6*1e6:.3f} μm")
Vov6 = 0.300 V
L6 = 6.356 μm
```

### 4. Form factor of M6

From the  $I_{DS}$  equation for a transistor in *saturation region* (such as M6), and knowing  $I_6$ , we can calculate the form factor of M6:

$$I_6 \simeq rac{eta_p'}{2} \cdot S_6 \cdot V_{OV_6}^2 \quad \Rightarrow \quad S_6 = rac{2 \cdot I_6}{eta_p' \cdot V_{OV_6}^2}$$

```
In [10]: S6 = 2 * i6 / (kp_pmos * Vov6**2)  # aspect ratio of M6
W6 = S6 * L6  # width of M6
```

```
print(f"W6 = {W6*1e6:.3f} μm\nS6 = {S6:.3f}")

W6 = 155.050 μm
S6 = 24.394
```

### 5. Currents I1, I2, I3, I4

M1, M2, M3, and M4 form a differential pair with an active load, and due to the balancing conditions we have:

$$I_1=I_2=I_3=I_4=rac{I_5}{2}$$

```
In [11]: i1 = i2 = i3 = i4 = i5/2  # current through M1, M2, M3, M4
print(f"i1 = i2 = i3 = i4 = {i1:.3e} A")
```

## i1 = i2 = i3 = i4 = 1.028e-05 A

### 6. Form factor of M1, M2

Exploiting the **gain bandwidth** specific we can derive  $V_{OV_1}$ , needed to obtain  $S_1=S_2$ :

$$\left\{egin{array}{l} GBW = A_{d_0} \cdot |p_1| = rac{g_{m_1}}{C_C} \ g_{m_1} = \sqrt{2eta_n' S_1 I_1} = rac{2I_1}{V_{OV_1}} \quad \Rightarrow \quad V_{OV_1} = rac{SR}{GBW} \quad \Rightarrow \quad S_1 = S_2 = rac{2 \cdot I_1}{eta_n' \cdot V_{OV_1}^2} \ I_1 = I_2 = rac{I_5}{2} = rac{SR \cdot C_C}{2} \end{array}
ight.$$

Vov1 = 0.159 VS1 = 4.459

#### 7. Form factor of M5

Looking at the circuit we can derive the formula for  $V_{OV_5}$ , needed to calculate the form factor of M5:

$$V_{OV_5} = V_{IN_{CM_{min}}} - V_{SS} - V_{OV_1} - V_{Tn} \quad \Rightarrow \quad S_5 = rac{2 \cdot I_5}{eta_n' \cdot V_{OV_5}^2}$$

```
In [13]: Vov5 = MIN_VIN - VSS - Vov1 - vto_nmos # overdrive voltage of M5
S5 = (2 * i5) / (kp_nmos * Vov5**2) # aspect ratio of M5

print(f"Vov5 = {Vov5:.3f} V\nS5 = {S5:.3f}")

Vov5 = 0.331 V
S5 = 2.064
```

#### 8. Form factor of M7

Since M5 and M7 share the same overdrive voltage:

$$V_{OV_5} = V_{OV_7} \quad \Rightarrow \quad rac{I_7}{I_5} = rac{S_7}{S_5} \quad \Rightarrow \quad S_7 = rac{C_C + C_L}{C_C} \cdot S_5$$

### 9. Form factor of M3, M4

S7 = 4.574

M3 build together with M4 a *current mirror*. The ICMR analysis needs the OPAMP to be balanced, which means that the current flowing in one branch is equal to the current flowing in the other.

In order to achieve **perfect balancing** we need:

$$\left\{egin{array}{l} V_{OV_4}=V_{OV_3} \ I_4=I_3 \end{array}
ight. \Rightarrow S_4=S_3=rac{S_6}{2S_7}\cdot S_5 
ight.$$

#### 10. Form factor of M9

Transistor M9 operates in **linear region**, because we want it to act as a **resistive component** to balance the zero effect. We extract the relation needed for the sizing of M9 by the equation derived for the zero-nulling resistance  $R_C$  (seen later):

$$rac{1}{g_{m_6}}igg(1+rac{C_L}{C_C}igg) = rac{1}{eta_p' S_9 V_{OV_{12}}}$$

Assuming  $S_{12}=S_{13}$ ,  $V_{OV_{12}}=V_{OV_{13}}$  and  $V_{OV_{13}}=V_{OV_6}$ :

$$S_9 = rac{C_C}{C_C + C_L} \cdot \sqrt{rac{S_{12} S_6 I_6}{I_{12}}} = rac{C_C}{C_C + C_L} \cdot S_6$$

```
In [16]: S9 = (Cc_min / (Cc_min + CL)) * S6 # aspect ratio of M9
S9_reduced = 0.9 * S9

print(f"S9 = {S9:.3f}")
print(f"S9_reduced = {S9_reduced:.3f}")

S9 = 11.007
S9_reduced = 9.907

In [17]: i14 = i5
Vov14_max = 0.29 # considering Vs = -2.5 V and Vd = -2 V otherwise M10,M11 are in triode region

S14 = (2 * i14) / (kp_nmos * Vov14_max**2) # aspect ratio of M14
S8 = 4 / S14
```

```
i8 = i14 * S8 / S14

print(f"i8 = {i8:.3e} A\nS8 = {S8:.3f}\ni14 = {i14:.3e} A\nS14 = {S14:.3f}")

i8 = 1.140e-05 A
    S8 = 1.489
    i14 = 2.056e-05 A
    S14 = 2.686

In [18]:

i10 = i11 = i12 = i13 = i8
    Vov10 = Vov14_max

S10 = S11 = S12 = S13 = (2 * i10) / (kp_nmos * Vov10**2) # aspect ratio of M10

print(f"i10 = i11 = i12 = i13 = {i10:.3e} A")
    print(f"S10 = S11 = S12 = S13 = {S10:.3f}")

i10 = i11 = i12 = i13 = 1.140e-05 A
    S10 = S11 = S12 = S13 = 1.489
```

## **Biasing Resistor Rb**

To define the value of the **biasing resistor**  $R_B$  we use the following relationships:

$$R_B=rac{2}{g_{m_8}}igg(1-\sqrt{rac{S_8}{S_{14}}}igg)$$

```
In [19]: gm8 = np.sqrt(2 * kp_nmos * i8 * S8)  # transconductance of M8
rb = 2 / (gm8 * (1 - np.sqrt(S8 / S14)))  # biasing resistor

print(f"Rb = {rb/le3:.2f} kOhm")
```

Rb = 99.63 kOhm

## Zero-nulling Resistor Rc

We use transistor M9 in **linear region** to emulate the behavior of a resistor  $R_C$ , in order to *balance the effect of the zero* by properly tuning the value of this resistance:

$$R_C = rac{1}{eta_p' \cdot S_9 \cdot V_{OV_9}} 
onumber$$
  $R_C = rac{C_L + C_C}{C_C} \cdot rac{1}{\sqrt{2eta_p' S_6 I_6}} = rac{1}{g_{m_6}}igg(1 + rac{C_L}{C_C}igg)$ 

```
In [20]: gm6 = kp_pmos * S6 * Vov6  # transconductance of M6
Rc = 1 / gm6 * (1 + (CL/Cc_min))  # zero nulling resistor

print(f"gm6 = {gm6:.3e} S")
print(f"Rc = {Rc/1e3:.2f} kOhm")

gm6 = 3.037e-04 S
Rc = 7.30 kOhm
```

### DC Gain

$$A_d \simeq rac{g_{m_1}}{g_{o_2} + g_{o_4}} \cdot rac{g_{m_6}}{g_{o_6} + g_{o_7}}$$

```
In [21]: gm1 = np.sqrt(2 * kp_nmos * i1 * S1)  # transconductance of M1
go2 = lambda_nmos * i2  # output conductance of M2
go4 = lambda_pmos * i4  # output conductance of M4
go6 = lambda_pmos * i6  # output conductance of M6
go7 = lambda_nmos * i7  # output conductance of M7

Ad = gm1 / (go2 + go4) * gm6 / (go6 + go7) # DC gain
Ad_dB = 20 * np.log10(Ad)  # DC gain in dB

print(f"DC gain \approx {Ad_dB:.2f} dB")
DC gain \approx 106.42 dB
```

## **Power Dissipation**

We can calculate the **power dissipation** of our circuit knowing the second stage current  $I_7$ , the differential pair current  $I_5$  and the voltage drop across the circuit  $V_{DD} - V_{SS}$ :

$$P_D = (I_7 + I_5)(V_{DD} - V_{SS}) = [SR(C_C + C_L) + SR \cdot C_C](V_{DD} - V_{SS})$$

```
In [22]: pow_d = (SR * Cc_min + SR * (Cc_min + CL)) * (VDD - VSS) # power dissipation
print(f"Power dissipation = {pow_d*1e3:.3f} mW")
```

Power dissipation = 0.331 mW

# Phase 2: AC Analysis

$$\left\{egin{aligned} p_1 &= -rac{1}{C_{Miller}R_{out1}} = -rac{1}{C_cg_{m6}R_{out2}R_{out1}} \ p_2 &= -rac{g_{m6}}{C_L} \ p_3 &= -rac{g_{m6}}{C_{GS6}} \cdot rac{C_c}{C_c + C_L} \ z &= \left(1 + rac{1}{g_{m6}R_c}
ight) \cdot C_c \ \end{aligned}
ight.$$

```
In [23]: rout1 = 1 / lambda_nmos * i2
    rout2 = 1 / lambda_nmos * i4
    cgs6 = 2 / 3 * (Cox_pmos * W6 * L6)

p1 = - 1 / (Cc_min * gm6 * rout1 * rout2)
# p1 = - GBW / Ad * 2 * np.pi
# p1 = - GBW * 2 * np.pi
p2 = - gm6 / CL
p3 = - (gm6 / cgs6) * (Cc_min / (Cc_min + CL))
z = (1 + 1/(gm6 * Rc)) * Cc_min

poles = [p1, p2, p3]
zeros = [z]
```

```
In [24]: pz_data = []
```

```
for i, p in enumerate(poles):
    pz_data.append(("Pole", f"p{i+1}", fp1.format_value(p), fp1.format_freq(p)))
for i, z in enumerate(zeros):
    pz_data.append(("Zero", f"z{i+1}", fp1.format_value(z), fp1.format_freq(z)))

df_pz_f = pd.DataFrame(pz_data, columns=["Type", "Index", "Value (rad/s)", "Freq (Hz)"])
df_pz_f
```

#### Out[24]:

	Туре	Index	Value (rad/s)	Freq (Hz)
0	Pole	р1	-7.58e+20	1.21e+20
1	Pole	p2	-6.07e+07	9.67e+06
2	Pole	рЗ	-5.44e+07	8.66e+06
3	Zero	z1	5.97e-12	9.50e-13

# **Recap: Transistors Sizing**

```
In [25]: # Recap of transistor dimensions and currents
         transistor data = [
             ("M1", S1, 1, S1 / 1, i1),
             ("M2", S2, 1, S2 / 1, i2),
             ("M3", S3, 1, S3 / 1, i3),
             ("M4", S4, 1, S4 / 1, i4),
             ("M5", S5, 1, S5 / 1, i5),
             ("M6", W6 * 1e6, L6 * 1e6, S6, i6),
             ("M7", S7, 1, S7 / 1, i7),
             ("M8", S8, 1, S8 / 1, i8),
             ("M9", S9, 1, S9 / 1, 0),
             ("M10", S10, 1, S10 / 1, i10),
             ("M11", S11, 1, S11 / 1, i11),
             ("M12", S12, 1, S12 / 1, i12),
             ("M13", S13, 1, S13 / 1, i13),
              ("M14", S14, 1, S14 / 1, i14),
```

```
df_transistors_f = pd.DataFrame(transistor_data, columns=["Transistor", "W (μm)", "L (μm)", "W/L", "I (A)"]).assign(**{
        "W (μm)": lambda df: df["W (μm)"].map("{:.2f}".format),
        "L (μm)": lambda df: df["L (μm)"].map("{:.2f}".format),
        "W/L": lambda df: df["W/L"].map("{:.2f}".format),
        "I (μA)": lambda df: (df["I (A)"] * 1e6).map("{:.2f}".format)
    }).drop(columns=["I (A)"])
df_transistors_f
```

#### Out[25]:

	Transistor	W (µm)	L (µm)	W/L	Ι (μΑ)
0	M1	4.46	1.00	4.46	10.28
1	M2	4.46	1.00	4.46	10.28
2	M3	5.50	1.00	5.50	10.28
3	M4	5.50	1.00	5.50	10.28
4	M5	2.06	1.00	2.06	20.56
5	M6	155.05	6.36	24.39	45.56
6	M7	4.57	1.00	4.57	45.56
7	M8	1.49	1.00	1.49	11.40
8	M9	11.01	1.00	11.01	0.00
9	M10	1.49	1.00	1.49	11.40
10	M11	1.49	1.00	1.49	11.40
11	M12	1.49	1.00	1.49	11.40
12	M13	1.49	1.00	1.49	11.40
13	M14	2.69	1.00	2.69	20.56

```
["Power Dissipation", "Pd", f"{pow_d * 1e3:.2f} mW"]
]

comp_headers = ["Parameter", "Symbol", "Value"]

df_components_f = pd.DataFrame(component_data, columns=comp_headers)

df_components_f
```

Out[26]:

	Parameter	Symbol	Value
0	Compensation Capacitance	Сс	4.11 pF
1	Zero-nulling Resistor	Rc	7.30 kΩ
2	Biasing Resistor	Rb	99.63 kΩ
3	DC Gain	Ad	106.42 dB
4	Power Dissipation	Pd	0.33 mW

```
In [27]: # All dataframes are saved in an external xslx file


dfs = {
    name: val for name, val in globals().items()
    if isinstance(val, pd.DataFrame) and name.endswith("_f")
}
fp1.save_df(dfs, "output_proj1_v2")
```

Output file 'output\_proj1\_v2.xlsx' saved in the current folder.


# **SPICE Plots Analysis**

In this section, the results obtained from the circuit simulations will be analyzed, based on the given specifications and the calculated sizing values.

### **ICMR**



**Output Range** 



**Frequency Analysis** 

