

1 Booting the kernel

1.1 Qemu

Qemu starts by executing the code stored in the ROM (0x1000). This code does:

- a0 = mhartid
- a1 = PHYSTOP
- a2 = end of the ROM code #useless
- pc = KERNBASE (PHYSTART)

So, the kernel code should be loaded at KERNBASE (0x80000000). As Qemu loads the virtual address space of the binary file, we need to link so that the code starts at KERNBASE. This step is done in the linking phase.

1.2 entry.S

entry.S is loaded at PHYBASE (0x80000000). The code aims at providing each core with a stack and then calling the kernel code.

The stacks are defined in the C code as global arrays.

2 Core Local Interruptor (CLINT)

The CLINT is responsible of timer interrupts. It contains a **MTIME** register which is incremented automatically and **MTIMECMP** registers for each hart.

Whenever $MTIMECMP_i = MTIME$, a **timer interrupt** is raised for the hart. This interrupt is reflected in **MTIP** bit of the **mip** register. **MTIMECMP** needs to be incremented to clear the timer interrupt.

So, the CLINT can only generate timer interrupt for the **machine** mode.

hart's x mtimecmp register 64 bits @ base + 0x4000 + 8 * x
mtime register 64 bits @ base + 0xbff8

3 Platform Local Interrupt Controller (PLIC)

3.1 Internals

The PLIC makes a communication link from **external devices** to the **micro-processor**.

3.1.1 f

or the hartInterrupt Gateways The interrupt gateways are responsible for converting global interrupt signals into a common interrupt request format, and for controlling the flow of interrupt requests to the **PLIC core**.

External devices are connected to the **Gateway** through an **irq** line to send interrupt signals (either level trigger or edge trigger).

Each source has an **Interrupt Identifier**. Interrupt identifier 0 is reserved (so, it starts from 1).

The gateway only forwards a new interrupt request to the PLIC core after receiving notification that the interrupt handler servicing the previous interrupt request from the same source has completed (or if it is the very first interrupt from the source).

At most one interrupt request per interrupt source can be pending in the PLIC core at any time, indicated for the PLIC core by setting the **source's IP bit**.

3.1.2 Interrupt priority

Each interrupt source has a priority, which is a 32 bits integer. A priority equals to 0 means "never interrupt" and interrupt priority increases with increasing integer values. The priority is stored in a memory-mapped register.

interrupt source x priority: 32 bits @ base + 4 * x

3.1.3 Interrupt targets

An interrupt target is a given privilege mode on a given hart. For instance, machine mode on hart 1, Supervisor mode on hart 1 ...

3.1.4 Interrupt enable

Each target can enable interrupts coming from every sources by setting a 1 in the target's **enable register**.

The PLIC will mask the interrupts from sources not enabled by the target.

enable bits for source x on target y: bit x % 8 @ base + 0x2000 + 0x80 * y + x / 8

3.1.5 Interrupt threshold

Each target sets a threshold by writing the target's **threshold register**. The PLIC core will mask interrupts whose priority is not greater than the target's threshold.

target x threshold: 32 bits @ base + 0x2000 + 0x1000 * x

3.1.6 Interrupt notification

Each target has a **EIP bit** in the PLIC core that indicates that the corresponding target has an interrupt pending. The EIP bit will be reflected in the hart's **interrupt pending register**.

In order to have the EIP bit in the PLIC core set for a target, it requires:

- an interrupt request has been sent to the PLIC core by the Gateway
- the interrupt's source is enabled for the target
- the interrupt's priority is greater than the target's threshold

3.1.7 Interrupt claim process

Once a target has been notified about an interrupt (interrupt pending register), the target must **claim** the PLIC to service the interrupt. The **claim** action corresponds to reading the target's **claim/complete register** in order to get the **Interrupt Identifier** responsible of the interrupt.

On receiving a claim, the PLIC will determine the ID of the highest priority pending interrupt for the target. 0 will be returned in case there is no pending interrupt. This case can happen if several targets have been notified for an interrupt and one of them has already claimed the interrupt.

On receiving a claim, the PLIC will clear the **source's IP bit** partially responsible for setting the **EIP** bit of the target. In fact, other source's IP bits can still set the target's EIP bit to 1. It is designed like that so that the target can claim multiple interrupts in one shot until the interrupt pending register is 0 (prevent many context switches). Indeed, claiming can be done at any time.

target x claim/complete register : 32 bits @ base + 0x2000 + 0x1000 * x + 0x4

3.1.8 Interrupt complete

Once the target has completed the interrupt, it must **complete** the interrupt to the PLIC, so that the PLIC will forward the complete message to the Gateway which in turn would be able to forward new interrupt requests.

Completing consists in writing the **interrupt identifier** to the **claim/complete register**.

target x claim/complete register : 32 bits @ base + 0x2000 + 0x1000 * x + 0x4

3.2 Configuration

In order to configure the PLIC, we need to:

- think about sources
- think about targets
- set sources' priority
- set targets' threshold
- enable sources for targets

In order to handle the external interrupt, we need to:

- claim
- if ID == 0 :
 - do nothing
- else :
 - do some stuff related to ID
- complete

3.3 Sources

- <https://github.com/riscv/riscv-plic-spec/blob/master/riscv-plic.adoc#interrupt-notifications>

4 Traps

Traps indicate exception (raised by executing an instruction) and interruptions (raised by another module).

An exception will be automatically taken by the corresponding mode (indicated by Xedelg register), if trap are enabled in mode X.

An interrupt will be serviced by mode x if:

- the interrupt has been delegated to mode x
- interrupt bit is set in xip
- interrupt is enabled in xie
- interrupts are enabled globally. It is the case if ie bit is set in xstatus register or if the current privilege mode is lower than x.

4.0.1 Trap flow

Whenever a trap occurs in mode Y and is handled in mode X (and X enabled traps), the following actions happen:

- Xepc \leftarrow pc
- Xstatus.ie \leftarrow 0
- Xstatus.XPP \leftarrow Y
- Xcause \leftarrow ...
- Xtval \leftarrow ...
- pc \leftarrow Xtvec
- new mode is X