EMIF02-USB03F2

2-line IPAD™, EMI filter including ESD protection

Datasheet - production data

Flip-Chip package
(11 bumps)

Features

- 2-line, low-pass filter + 2-line ESD protection
- High efficiency in EMI filtering
- Lead-free package
- Very low PCB space occupation: < 2.80 mm^2
- Very thin package: 0.65 mm
- High efficiency in ESD suppression (IEC 61000-4-2 level 4)
- High reliability offered by monolithic integration
- High reduction of parasitic elements through integration and wafer level packaging

Complies with the following standards

- IEC 61000-4-2 level 4 on external pins:
  - 15 kV (air discharge)
  - 8 kV (contact discharge)
- IEC 61000-4-2 level 1 on internal pins:
  - 2 kV (air discharge)
  - 2 kV (contact discharge)

Application

ESD protection and EMI filtering for:

- USB OTG port

Description

The EMIF02-USB03F2 is a highly integrated array designed to suppress EMI / RFI noise for USB OTG (on-the-go) ports.

The EMIF02-USB03F2 Flip-Chip packaging means the package size is equal to the die size.

Additionally, this filter includes ESD protection circuitry which prevents damage to the protected device when subjected to ESD surges up to 15 kV on external contacts.

Figure 1.   Pin layout (bump side)

**Figure 2. Schematic**

TM: IPAD is a trademark of STMicroelectronics.

1   Characteristics

Table 1.   Absolute ratings (T$_{amb}$ = 25 °C)

Symbol	Parameter and test conditions	Value	Unit
V$_{PP}$	**Internal pins (D3, C3, C2, B2, B1):** ESD discharge IEC61000-4-2, air discharge ESD discharge IEC61000-4-2, contact discharge **External pins (D1, C1, A2, A3, B3):** ESD discharge IEC61000-4-2, air discharge ESD discharge IEC61000-4-2, contact discharge	 2 2 15 8	kV
T$_j$	Maximum junction temperature	125	°C
T$_{op}$	Operating temperature range	-40 to +85	°C
T$_{stg}$	Storage temperature range	-55 to 150	°C

Figure 3. Electrical characteristics (definitions)

Parameter

Symbol   Parameters
V$_{BR}$ = Breakdown voltage
I$_{RM}$ = Leakage current at V$_{RM}$
V$_{RM}$ = Stand-off voltage
V$_{CL}$ = Clamping voltage
R$_d$ = Dynamic impedence
I$_{PP}$ = Peak pulse current
C$_{LINE}$ = Input capacitance per line

slope : 1 / R$_d$

Table 2. Electrical characteristics (T$_{amb}$ = 25 °C)

Symbol	Conditions	Min.	Typ.	Max.	Unit
V$_{BR}$	I$_R$ = 1 mA	14			V
I$_{RM}$	V$_{RM}$ = 3 V			0.2	µA
C$_{LINE}$	V$_{LINE}$ = 0 V, V$_{OSC}$ = 30 mV, F = 1 MHz, measured in zero light condition			20	pF
R$_1$, R$_2$	Tolerance ± 5%		33		Ω
R$_3$	Tolerance ± 5%		1.30		kΩ
R$_4$	Tolerance ± 5%		17		kΩ
R$_5$	Tolerance ± 5%		15		kΩ

Figure 4. Filtering measurement

Figure 5. Analog crosstalk measurement

Figure 6. ESD response to IEC 61000-4-2 (+15 kV air discharge) on one input V_{IN} and on one output V_{OUT}

Figure 7. ESD response to IEC 61000-4-2 (-15 kV air discharge) on one input V_{IN} and on one output V_{OUT}

Figure 8. Junction capacitance versus reverse voltage applied (typical values)

2   Application information

Figure 9. Application schematic

Figure 10. Aplac model

Figure 11. Aplac parameters

Ls 950pH	Rs_usb03_gnd 0.9
Rs 150m	Lgnd 50pH
R_33R 33	Rgnd 100m
R_1k3 1.3k	Cgnd 0.15pF
R_15k 15k	Lbump 50pH
R_17k 17k	Rbump 20m
Cz_usb03 11pF	Cbump 2.4pF
Rs_usb03 1	Rsubump 100m
Cz_usb03_gnd 220pF	

3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK® is an ST trademark.

3.1 Flip-Chip package information

Figure 12. Flip-Chip package outline

3.2 Packing information

Figure 13. Flip-Chip tape and reel outline

Note: More information is available in the application notes:

AN1235:"Flip Chip: Package description and recommendations for use"

AN1751: "EMI filters: Recommendations and measurements"

Figure 14. Footprint	Figure 15. Marking

4   Ordering information

Figure 16. Ordering information scheme

EMIF yy - xxx zz Fx

EMI Filter

Number of lines

Information
x = resistance value (ohm)
z = capacitance value / 10 (pF)
or
3 letters = application
2 digits = version

Package
F = Flip Chip
x = 2: lead-free, pitch = 500 µm, bump = 315 µm

Table 3. Ordering information

Order code	Marking	Package	Weight	Base qty	Delivery mode
EMIF02-USB03F2	FU	Flip Chip	4 mg	5000	Tape and reel 7"

5   Revision history

Table 4. Document revision history

Date	Revision	Changes
14-Oct-2004	1	Initial release.
25-Oct-2004	2	*Figure 12*: Flip Chip marking dimensions updated.
27-Oct-2004	3	Minor layout update. No content change.
28-Apr-2008	4	Updated ECOPACK statement. Updated *Figure 12*, *Figure 13*, *Figure 14*, *Figure 15* and *Figure 16* Reformatted to current standards.
08-Feb-2010	5	Updated the maximum value of I_{RM} in *Table 2*. Updated *Figure 12* and *Figure 13* for die dimension reductions.
15-Sep-2015	6	Updated *Figure 14* and reformatted to current standards.

IMPORTANT NOTICE – PLEASE READ CAREFULLY