


EMIF02-USB03F2

2-line IPAD™, EMI filter including ESD protection

Datasheet - production data



Features

- 2-line, low-pass filter + 2-line ESD protection
- · High efficiency in EMI filtering
- Lead-free package
- Very low PCB space occupation: < 2.80 mm²
- Very thin package: 0.65 mm
- High efficiency in ESD suppression (IEC 61000-4-2 level 4)
- High reliability offered by monolithic integration
- High reduction of parasitic elements through integration and wafer level packaging

Complies with the following standards

- IEC 61000-4-2 level 4 on external pins:
 - 15 kV (air discharge)
 - 8 kV (contact discharge)
- IEC 61000-4-2 level 1 on internal pins:
 - 2 kV (air discharge)
 - 2 kV (contact discharge)

Application

ESD protection and EMI filtering for:

USB OTG port

Description

The EMIF02-USB03F2 is a highly integrated array designed to suppress EMI / RFI noise for USB OTG (on-the-go) ports.

The EMIF02-USB03F2 Flip-Chip packaging means the package size is equal to the die size.

Additionally, this filter includes ESD protection circuitry which prevents damage to the protected device when subjected to ESD surges up to 15 kV on external contacts.

Figure 1. Pin layout (bump side)





Figure 2. Schematic



TM: IPAD is a trademark of STMicroelectronics.

Characteristics EMIF02-USB03F2

1 Characteristics

Table 1. Absolute ratings $(T_{amb} = 25 \text{ °C})$

Symbol	Parameter and test conditions	Value	Unit
V _{PP}	Internal pins (D3, C3, C2, B2, B1): ESD discharge IEC61000-4-2, air discharge ESD discharge IEC61000-4-2, contact discharge External pins (D1, C1, A2, A3, B3): ESD discharge IEC61000-4-2, air discharge ESD discharge IEC61000-4-2, contact discharge	2 2 15 8	kV
T _j	Maximum junction temperature	125	ů
T _{op}	Operating temperature range	-40 to +85	°C
T _{stg}	Storage temperature range	-55 to 150	°C

Figure 3. Electrical characteristics (definitions)




Table 2. Electrical characteristics ($T_{amb} = 25$ °C)

Symbol	Conditions	Min.	Тур.	Max.	Unit
V _{BR}	I _R = 1 mA	14			V
I _{RM}	V _{RM} = 3 V			0.2	μΑ
C _{LINE}	V _{LINE} = 0 V, V _{OSC} = 30 mV, F = 1 MHz, measured in zero light condition			20	pF
R ₁ , R ₂	Tolerance ± 5%		33		Ω
R ₃	Tolerance ± 5%		1.30		kΩ
R ₄	Tolerance ± 5%		17		kΩ
R ₅	Tolerance ± 5%		15		kΩ

EMIF02-USB03F2 Characteristics




Figure 5. Analog crosstalk measurement -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 -110 -120 -130 100M 100k 1G D-In D+Out

Figure 6. ESD response to IEC 61000-4-2 (+15 kV air discharge) on one input V_{IN} and on one output V_{OUT}




Figure 7. ESD response to IEC 61000-4-2 (-15 kV air discharge) on one input V_{IN} and on one output V_{OUT}





Figure 8. Junction capacitance versus reverse voltage applied (typical values)



2 Application information

Figure 9. Application schematic




Figure 10. Aplac model





Figure 11. Aplac parameters



57

4/8

3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

3.1 Flip-Chip package information





Figure 12. Flip-Chip package outline

Package information EMIF02-USB03F2

3.2 Packing information


Figure 13. Flip-Chip tape and reel outline



Note: More information is available in the application notes:

AN1235:"Flip Chip: Package description and recommendations for use"

AN1751: "EMI filters: Recommendations and measurements"



DocID10740 Rev 6

Ordering information 4

Figure 16. Ordering information scheme




Table 3. Ordering information

Order code	Marking	Package	Weight	Base qty	Delivery mode
EMIF02-USB03F2	FU	Flip Chip	4 mg	5000	Tape and reel 7"

Revision history 5

Table 4. Document revision history

Date	Revision	Changes
14-Oct-2004	1	Initial release.
25-Oct-2004	2	Figure 12: Flip Chip marking dimensions updated.
27-Oct-2004	3	Minor layout update. No content change.
28-Apr-2008	4	Updated ECOPACK statement. Updated <i>Figure 12</i> , <i>Figure 13</i> , <i>Figure 14</i> , <i>Figure 15</i> and <i>Figure 16</i> Reformatted to current standards.
08-Feb-2010	5	Updated the maximum value of I _{RM} in <i>Table 2</i> . Updated <i>Figure 12</i> and <i>Figure 13</i> for die dimension reductions.
15-Sep-2015	6	Updated Figure 14 and reformatted to current standards.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved

47/