
Microcontroller Core & Supervision


32-bit ARM Cortex-M0+ MCU (STM32G070KBT6) for motor control, sensor acquisition, and RS-485 telemetry.




- Clock: Internal RC up to 64 MHz | Supply: +3.3V
- ADC (PA0): Motor current sensing (IPROPI, 0V to 3.3V)
- Reset: Active-low with hardware RC filter (100R / 100nF, τ = 10 µs)

SWD Programming & UART Debug Interface

SWD flashing and VCP serial console connector compatible with STDC14 / STLINK-V3



- Footprint: Tag-Connect TC2070-IDC-NL (No-Legs, spring-pin probe)
- Interfaces: SWD (SWDIO/SWCLK) + VCP UART (USART2) + Target NRST



BerryRocket

Sheet: /
File: KinetiCoreDC.kicad_sch


Title: KinetiCoreDC – Main

Size: A4	Date: 2026-10-09	Author : Paul Miailhe	**Rev: V°1**
KiCad E.D.A. 10.0.2			Id: 1/5

Text

UART activity LED indicators (pulse stretcher)


Asymmetrical RC Monostable (10 ms Hold Time) & Schmitt-Trigger Buffer



- Monostable hold time: τ ≈ 10 ms (1MΩ / 10nF + fast discharge diode)
- High-impedance tap: Does not load UART RX/TX lines

UART activity LED indicators (pulse stretcher)


Asymmetrical RC Monostable (10 ms Hold Time) & Schmitt-Trigger Buffer



- Monostable hold time: τ ≈ 10 ms (1MΩ / 10nF + fast discharge diode)
- High-impedance tap: Does not load UART RX/TX lines

PROTECTED UART BUFFER INTERFACE


3-State Isolation (74LVC2G126), ESD Clamping & Current Limiting



- Lines that can be disabled (Hi-Z) via OE_MCU (active high, with built-in 10k pull-downs).
- 10k pull-up on RX_MCU to ensure the idle level (3.3V) when the buffer is disabled.

Protected Half-Duplex RS-485


Protected 3.3V half-duplex transceiver stage (up to 500 kbps)



- Bus specs: Half-duplex up to 500 kbps (Slew-rate limited, 120Ω terminated)
- Common-mode protection: −7V to +12V (SM712 TVS + 10Ω series)
- Control: DE/RE tied together (Default RX mode via 10kΩ pull-down)

Optoisolated PWM Input N°1


Optoisolated input for secure PWM/GPIO control, protecting the logic circuit from DC motor noise.



- Input range: 3V3 to 5V differential (R_series = 660Ω, ~2.73mA @ 3V3)
- Max frequency: 5 Mbps (Push-pull output, active-high)
- Protection: Reverse/Overvoltage clamp at 6.0V (SMAJ6.0A)

Optoisolated PWM Input N°2

Optoisolated input for secure PWM/GPIO control, protecting the logic circuit from DC motor noise.



- Input range: 3V3 to 5V differential (R_series = 660Ω, ~2.73mA @ 3V3)
- Max frequency: 5 Mbps (Push-pull output, active-high)
- Protection: Reverse/Overvoltage clamp at 6.0V (SMAJ6.0A)

BerryRocket

Sheet: /InterfaceSheet/
File: Interface.kicad_sch


Title: KinetiCoreDC – Interface

Size: A4	Date: 2026-10-09	Author : Paul Miailhe	**Rev: V°1**
KiCad E.D.A. 10.0.2			Id: 2/5

Text

H-Bridge Motor Driver


Integrated DC motor driver with internal current sensing and regulation



- Operating range: VM = 5.1V to 18V | I_peak = 6A
- Current limit (I_TRIP): ~2.6A (VREF = 2.50V via 15k/47k divider, R_IPROPI = 2.49kΩ)
- Current sense (IPROPI): 455 µA/A → ~1.13 V/A (RC filter fc ≈ 16 kHz)
- Control mode: PMODE selectable | NFAULT: Open-drain (10kΩ pull-up)

Encoder interface & ESD protection


Incremental Quadrature (A/B),
5V/3V3 Tolerant Buffer & RC Filter (fc ≈ 160kHz)



- Input: Quadrature A/B, 3.3V / 5V tolerant
- HF Noise Filter: Low-pass RC (1kΩ / 1nF, fc ≈ 160 kHz, τ = 1 µs)
- Output: Inverted Schmitt-trigger to STM32 TIM3_CH1/CH2

Limit Switch Input Conditioning


ESD protected limit switch interface
with RC filtering & Schmitt trigger



- Input type: Dry contact to GND (internal 2.2kΩ pull-up to +3.3V)
- Debounce filter: Low-pass RC (10kΩ / 100nF, fc ≈ 160 Hz, τ = 1 ms)
- Output: Inverted Schmitt-trigger logic (Active-HIGH at MCU when switch closed)

Output Status Indicator

Bi-directional LED polarity and activity indicator
across H-bridge outputs



- Antiparallel LEDs across OUTA/OUTB (2kΩ ballast)
- Indicates rotation direction (polarity) and PWM duty cycle (brightness)

BerryRocket

Sheet: /DriverMotorSheet/
File: DriverMotor.kicad_sch


Title: KinetiCoreDC – Driver Motor

Size: A4	Date: 2026-10-09	Author : Paul Miailhe	**Rev: V°1**
KiCad E.D.A. 10.0.2			Id: 3/5

Text

External Supply Protection


Overvoltage, Undervoltage, Reverse, and ESD Input Protection



- Window thresholds (LTC4365, Recovery delay: 36 ms, 5% hysteresis, Max 16V for MCP1703 LDO):
  * [Default] 2S & 3S Compatible: UVLO = 5.90V (6.20V rise) | OVLO = 14.75V (14.01V fall) -> R_top=2.7MΩ, R_mid=150kΩ, R_bot=100kΩ
  * 2S LiPo Optimized (7.4V): UVLO = 6.45V (6.78V rise) | OVLO = 10.84V (10.30V fall) -> R_top=2.0MΩ, R_mid=68kΩ, R_bot=100kΩ
  * 3S LiPo Optimized (11.1V): UVLO = 9.15V (9.61V rise) | OVLO = 14.28V (13.57V fall) -> R_top=2.7MΩ, R_mid=56kΩ, R_bot=100kΩ
  * 9V Battery (6LR61 / Li-Ion): UVLO = 5.50V (5.78V rise) | OVLO = 11.00V (10.45V fall) -> R_top=2.0MΩ, R_mid=100kΩ, R_bot=100kΩ
- Protection: Reverse polarity to -40V (Back-to-back N-MOS) & 30V TVS clamp
- SHDN_EXT: Active-LOW (<0.4V = Sleep <10µA, 510kΩ pull-up to VIN)
- NFAULT_EXT: Open-drain active-LOW (Requires external pull-up on host board)

Battery Monitor


Switched Zero-Leakage Battery Level



Switched Battery Monitor with High-Side P-MOSFET
- Power Gating: Features a BSS84 (Q9) P-Channel MOSFET to eliminate quiescent current leakage through the divider when not sampling.
- Precision Divider: Optimized 100kΩ / 20kΩ network to match the STM32WL ADC range while minimizing power draw.
- Transient Stabilization: 1µF (C34) decoupling capacitor filters RF-induced noise and provides a low-impedance source for the ADC sample-and-hold circuit.
- Battery Compatibility: Designed for lithium battery, ensuring reliable voltage tracking throughout the discharge curve.

Supply LDO Regulator

Low-quiescent-current 3.3V
linear regulator for digital control logic



- Output: +3.3V ±0.4% | I_max = 250 mA | I_q = 2 µA
- Input: Supplied from protected VM rail (Max 16V continuous)

BerryRocket

Sheet: /PowerSheet/
File: Power.kicad_sch


Title: KinetiCoreDC – Power


Size: A4	Date: 2026-10-09	Author : Paul Miailhe	**Rev: V°1**
KiCad E.D.A. 10.0.2			Id: 4/5

Text

Manual Power Enable

On-board SPDT slide switch for manual power shutdown and sleep mode (< 10 µA).





- ON (Pin 1 – NC): Pulled HIGH to VIN via 510 kΩ (Normal operation)
- OFF (Pin 3 – GND): Pulls SHDN_EXT LOW (< 0.4 V), disabling input MOSFETs (< 10 µA sleep)


Opto Connector n°1

JST_XH_S2B




Opto Connector n°2

JST_XH_S2B




Limit Switch n°1

JST_XH_S2B




Limit Switch n°2

JST_XH_S2B




Half-Duplex RS-485

JST_XH_S3B




Encoder

JST_XH_S4B-A



UART

JST_XH_S4B-A



BerryRocket

Sheet: /ConnectorSheet/
File: Connector.kicad_sch

Title: KinetiCoreDC – Connector

Size: A4	Date: 2026-10-09	Author : Paul Miailhe	**Rev: V°1**
KiCad E.D.A. 10.0.2			Id: 5/5

Text