

Faculty of Engineering and Technology

Electrical and Computer Engineering Department

Digital Lab (ENCS2110)

Experiment No.9 Pre-Lab

Title: A Simple Security System Using FPGA

Prepared by:


Name: Aya Dahbour Number:1201738

Instructor: Dr. Bilal Karaki **TA:** Eng. Ali Hamodeh

Section: 2 **Date:** May 26,2022


- 1. Design a 4 x 2 priority encoder by writing and simulating the Verilog code shown in Figure 3 using Quartus
 - HDL Code

```
module priority encoder (out, in);
 2
 3
      input[3:0]in;
 4
      output reg [1:0] out;
 5
 6
      always @(in)
 7
    ■ begin
 8
    Case (in)
 9
        4'b0001:out=2'b00;
        4'b001x:out=2'b01;
10
        4'b01xx:out=2'b10;
11
12
        4'blxxx:out=2'bl1;
13
        default:out=2'b00;
14
        endcase
      end
15
      endmodule
16
17
18
19
```




- 2. Design the 7-segment display driver by writing and simulating the Verilog code shown in Figure 4 using Quartus.
 - HDL Code

```
module seven_segment_display_driver(in,out);
 3
      input [1:0] in;
 4
      output reg [6:0] out;
      always @(in)
 5
 6
        begin
7
    case (in)
8
      0:out= 7'b1111110;
9
      1:out= 7'b0110000;
      2:out= 7'b1101101;
10
      3:out= 7'b1111001;
11
12
      endcase
13
      end
14
      endmodule
```



- 3. Write and simulate the Verilog code of a D- Flip Flop using Quartus.
 - HDL Code

```
2
    module D FF (input D, Clk, output reg Q, Qbar);
     // Q and Qbar change at the positive edge of Clk
 3
 4
     // Notice that always is NOT sensitive to D
      always @(posedge Clk)
 5
 6
    ■ begin
     Q <= D; // Non-blocking assignment
 7
      Qbar <= ~D; // Non-blocking assignment
 8
 9
      end
10
      endmodule
```



4. Write and simulate the Verilog code of a 2x1 MUX using Quartus • HDL Code

