



Faculty of Engineering and Technology

Electrical and Computer Engineering Department

**Digital Lab (ENCS2110)**

**Experiment No.5 Pre-Lab**

**Title: Sequential Logic Circuits**

Prepared by:

**Name:** Aya Dahbour

**Number:** 1201738

**Instructor:** Dr. Bilal Karaki

**TA:** Eng. Ali Hamoudeh

**Section:** 2

**Date:** May 5, 2022

Design the Logic Diagram, function table of the SR latch using NOR gates, and explain how it works




Figure 1.1:SR latch with NOR gates (Logic diagram)

Table1.1:Function table

S	R	Q	$\bar{Q}$	
1	0	1	0	Set state
0	0	1	0	
0	1	0	1	Reset state
0	0	0	1	
1	1	0	0	Undefined

- ❖ If  $S = 1$  and  $R = 0$  then Set ( $Q = 1, \bar{Q} = 0$ )
- ❖ If  $S = 0$  and  $R = 1$  then Reset ( $Q = 0, \bar{Q} = 1$ )
- ❖ When  $S = R = 0$ ,  $Q$  and  $\bar{Q}$  are unchanged
- ❖ The latch stores its outputs  $Q$  and  $\bar{Q}$  as long as  $S = R = 0$
- ❖ When  $S = R = 1$ ,  $Q$  and  $\bar{Q}$  are undefined (should never be used)