

BIRZEIT UNIVERSITY

Faculty of Engineering & Technology
Department of Electrical and Computer Engineering

ENC3310 - Advanced Digital Systems Design

Project Report

Prepared by:

Instructor: Dr. Abdellatif Abu-Issa

Section: 1

Date: January-2024

Brief Introduction and Background

In this project, we will build a simple part of a microprocessor as shown below in Figure 1, by building two main blocks and then connecting them to get the system design, using Aldec Active-HDL student edition to write Verilog codes, simulate the system then check the output. In the first part, we will implement the Arithmetic Logic Unit (ALU) and the register file, and then in part two we will connect them and run a simple machine code program on them. machine code program on them.




Figure 1: Simple part of a microprocessor

The ALU:

The basic component in the system is the ALU, that performs all the math and logic operations. With its 32-bit architecture, it takes in two numbers, crunches them according to the opcode, and spits out the result as shown in Figure 2, all while keeping an eye out for any calculation that goes overboard, known as an overflow.




Figure 2: ALU module

I will use these opcodes according to the last digit of my ID, which is 8, to represent every process represented by the below:

•
$$a + b = 1$$
 • $a - b = 6$ • $|a| = 13$ • $-a = 8$ • $max (a, b) = 7$ • $min (a, b) = 4$ • $avg(a,b) = 11$ • $avg(a,b) = 11$ • $avg(a,b) = 3$ • $avg(a,b) = 3$ • $avg(a,b) = 4$ • $avg(a,b) = 3$ • $avg(a,b) = 3$

The Register File:

The register file is akin to a versatile cabinet within a microprocessor, where snippets of data are stashed momentarily for easy access. It's composed of multiple slots, each holding a 32-bit value, that have 3 addresses, two of them are for reading from the memory using the two outputs, and the third is for writing in it by the input. As follows in Figure 3.




Figure 3: The register file module

The initial values stored in the register file are the values for number 3 determined by the following:

0	0	17	14102
1	12996	18	13200
2	11490	19	3264
3	7070		
4	6026	20	2368
5	3322	21	15846
6	10344	22	11710
7	6734	23	14736
8	15834	24	5338
9	15314	25	5544
10	6000	26	1852
11	12196		3898
12	11290	27	
13	13350	28	16252
14	2086	29	1048
15	6734	30	5642
16	7430	31	0

Figure 4: Initial values in the register file

Design Philosophy

ALU Design

In developing the ALU, I initially focused on writing and fine-tuning the Verilog code for the ALU module as shown in Figure 5. This involved meticulously ensuring the module was capable of handling a diverse array of arithmetic and logical operations, each identified by a unique opcode.

```
//Advance digital project - Aya Dahbour 1201738
2
    timescale lns / lps
5
    module alu(
6
        input [5:0] opcode,
7 8
        input signed [31:0] a, b,
        output reg signed [31:0] result
9
    );
10
11
        always @(*) begin
12
            case (opcode)
                6'b000001: result = a + b; // a + b //1
13
                6'b000110: result = a - b; // a - b //6
14
                6'b001101: result = a[31] ? -a : a; // |a| //13
15
                6'b001000: result = -a; // -a //8
16
                6'b000111: result = (a > b) ? a : b; // max(a, b) //7
17
18
                6'b000100: result = (a < b) ? a : b; // min(a, b) //4
19
                6'b001011: result = (a + b) >> 1; // avg(a, b) //11
20
                6'b001111: result = ~a; // not a //15
21
                6'b000011: result = a | b; // a or b //3
22
                6'b000101: result = a & b; // a and b //5
23
                6'b000010: result = a ^ b; // a xor b //2
24
                default: result = 32'd0;
25
            endcase
26
        end
    endmodule
```

Figure 5: ALU module code

Then before proceeding to the next stage, determine the source of each error and resolve it. And to ensure that the code works correctly and to rigorously validate each function of the ALU. I developed a detailed test bench and then ran it to have a successful output as shown in Figure 6.

PS: The first test values is a = 15 b = 10, and the second test values is a = 20 b = 10.

```
# KERNEL: ASDB file was created in location
c:\My_Designs\finalProject\project\src\wave.asdb
= # 4:34 PM, Wednesday, January 10, 2024
= # Simulation has been initialized
= # VSIM: 4 object(s) traced.
= # Waveform file 'untitled.awc' connected to
'c:/My_Designs/finalProject/project/src/wave.asdb'.
= run 100 ns
= # KERNEL: Addition Test Passed! Result: 25
= # KERNEL: Subtraction Test Passed! Result: 10

Console

Ln 205.Col 1 NUM INS
```

Figure 6: Test Bench output for ALU

The Register File Design

In this stage, I began by designing and implementing the Register File module in Verilog as shown below in Figure 7. The primary function of this module was to create a bank of registers, each capable of storing a 32-bit value. Either to read or write, depending on the address that calls for it.

```
module reg_file(
88
          input clk.
81
          input valid opcode.
82
          input [4:0] addr1, addr2, addr3,
83
          input [31:0] in,
          output [31:0] out1, out2
85
86
87
          reg [31:0] registers [31:0];
88
89
          // Initialize the register file with the values
98
          initial begin
              registers[0] = 30;
91
              registers[1] = 32'd12996;
93
              registers[2] = 32'd11490;
              registers[3] = 32'd7070:
95
              registers[4] = 32'd6826;
96
              registers[5] = 32'd3322;
97
              registers[6] = 32'd10344;
98
              registers[7] = 32'd6734;
              registers[8] = 32'd15834;
80
              registers[9] = 32'd15314;
01
              registers[10] = 32'd6000;
02
              registers[11] = 32'd12196;
              registers[12] = 32'd11290;
              registers[13] = 32'd13350;
              registers[14] = 32'd2086;
              registers[15] = 32'd6734;
              registers[16] = 32'd7430;
              registers[17] = 32'd14102;
08
              registers[18] = 32'd13200;
18
              registers[19] = 32'd3264;
              registers[20] = 32'd2368;
              registers[21] = 32'd15846;
                                                                  125
                                                                              //Read operations
              registers[22] = 32'd11710;
                                                                  126
                                                                              assign out1 = registers[addr1];
              registers[23] = 32'd14736;
                                                                  127
                                                                              assign out2 = registers[addr2];
15
              registers[24] = 32'd5338;
                                                                   128
16
              registers[25] = 32'd5544;
                                                                  129
                                                                              //Write operation
              registers[26] = 32'd1852;
                                                                   130
                                                                              always @(posedge clk) begin
              registers[27] = 32'd3898:
18
                                                                  131
                                                                                   if (valid_opcode) begin
              registers[28] = 32'd16252;
                                                                  132
                                                                                       registers[addr3] <= in;
              registers[29] = 32'd1048;
              registers[30] = 32'd5642;
                                                                   134
                                                                              end
              registers[31] = 32'd0;
                                                                  135
                                                                          endmodule
```

Figure 7: The register file module code

To check its functionality, I developed the test bench "reg_file_tb" to simulate numerous scenarios, such as writing data to specific registers and subsequently reading data from them. To ensure that the Register File correctly stored and retrieved data as intended. Also, this test was successful, where the observed outcomes matched the expected results as shown in its output in Figure 8.

```
# 6:46 PM, Wednesday, January 10, 2024

# Simulation has been initialized

run 100 ns

# KERNEL: At 10000, it's a reading from Address 1, 12996 expected, Got: 12996

# KERNEL: Performed write to Address 2 at 30000

# KERNEL: Reading from Address 2 at 40000 after write. Expected: 12345, Got: 12345

# KERNEL: Reading from Address 15 at 50000. Expected: 6734, Got: 6734
```

Figure 8: The register file test bench output

The System Design

In the final stage, I meticulously constructed the core of this microprocessor system by seamlessly integrating predefined functions. Central to its operation is the handling of a singular 32-bit instruction input. This instruction is methodically dissected and allocated, with each segmented part corresponding to specific variables within the system. The outcome of this intricate process is a calculated result, derived from executing one of the approved operations as indicated by the opcodes. This is contingent upon the Opcode's validity and its adherence to the predefined group within the Arithmetic Logic Unit (ALU). The entire operation hinges on two key numbers, which are securely stored and retrieved from designated addresses in the register file.

This can be observed in the images of the code below.

```
module mp_top (clk, instruction, result);
         input clk;
        input [31:0] instruction;
        output reg [31:0] result;
905
87
        // Internal signals
80
        wire [5:0] opcode;
        wire [4:0] addr1, addr2, addr3;
10
        reg valid opcode;
        wire [31:0] out1, out2;
13
14
        // Parse the instruction
15
        assign opcode = instruction[5:0];
15
        assign addrl = instruction[18:6];
        assign addr2 = instruction[15:11];
        assign addr3 = instruction[20:16];
          always @(*) begin
29
20
            valid_opcode = (opcode == 6'dl)
                            (opcode == 6'd6)
                                                  // a - b
                            (opcode == 6'd13)
                                                  11 18
                             (opcode == 6°d8)
                                                  // -a
24
                                               | // max(a, b)
                             (opcode == 6'd7)
                                                  // min(a, b)
                             (opcode == 6'd4)
                                               [ // avg(a, b)
                             (opcode == 6'd11)
                             (opcode == 6 d15) | // not a
                            (opcode == 6°d3)
                                               11 // a or b
                                               11 // a and b
                             (opcode == 6'd5)
                            (opcode == 6'd2);
                                                  // a xor b
        end
        //Sample of the Register File based on valid opcode
134
        reg_file reg_file_instance (
            .clk(clk),
            .valid_opcode(valid_opcode),
37
            .addrl(addrl),
            .addr2(addr2).
            .addr3(addr3)
40
            .in(valid opcode ? result : 32'd0), //Don't write if opcode is not valid
41
            .out1(out1),
42
            .out2(out2)
43
44
        //Sample of the ALU based on valid opcode
        alu alu_instance (
145
46
            .opcode(valid_opcode ? opcode : 6'd0), //Disable ALU if opcode is not valid
             a(out1),
            .b(out2)
            .result(result)
        10
    endmodule
```

Figure 9: The system code

Then to verify the accuracy and effectiveness of the microprocessor's design, I developed the following test bench. This concise yet comprehensive part rigorously tests the system's functionality, ensuring seamless integration and reliable performance. An array of ten instructions, each testing a different mathematical operation, is deployed. These instructions, beginning with the Opcode followed by register numbers, are paired with an array of expected results. The system's success in each test is determined by comparing the actual output with the expected values, ensuring precise and reliable operation.

```
module mp_top_tb;
258
            reg clk;
            reg [31:0] instructionss[0:11];
            reg [31:0] instruction;
            integer currInstruction
            wire signed [31:0] result;
263
264
            reg signed [31:0] expResult:
            reg signed [31:0] expResults[0:10];
            initial begin
269
                 expResults[0] = 24486;
                 expResults[1] = 3274;
                 expResults[2] = 5338 ;
                 expResults[3] =-13200
                 expResults[4] = 12996 ;
                 expResults[5] = 1852;
                 expResults[6] = 4674
276
                 expResults[7] =-1049 ;
                 expResults[8] = 16294 ;
                 expResults[9] = 5376;
279
                 expResults[10] = 4626 ;
281
            end
          initial
84
          begin
               clk = 0;
               currInstruction = 0:
               instructionss[1] = 32'b000000000000111110001100110000110; // r31 = r6-r3
               instructionss[2] = 32'b000000000000000000001011111000001101; // r0 = [r24] ,r23
               //-13200
                                                                                                                    //12996
               instructionss[5] = 32 b00000000000000000001111110100101001101; // r31 = min(r27, r26) //1852 instructionss[6] = 32 b00000000000000000011110100001011; // r0= avg(r4,r5) //4674 instructionss[7] = 32 b0000000000000000011110010111101001111; // r31 = -r29 ,r5 //-10480 instructionss[8] = 32 b000000000000000000011110000000011; // r0 = r16 | r11 //7430|
                                                                                                                   //-1048=-1049
                                                                                                                   //7430 | 12196=16294
               instructionss[9] = 32'b00000000000111111000111001000101; // r31 = r25 & r17 //5544&1410 instructionss[10] = 32'b00000000000000001111011101000010; // r0 = r29 ^ r30 // 1048 ^ r30 instructionss[11] = 32'b00000000000000001111011101001001; // test for unvalid opcode (9)
                                                                                                                    // 1048~5642=4626
          always #10ns clk = ~clk;
         always #10ms clk = -clk;
         always @(posedge clk) begin
                 (currInstruction < 12) begin
                 instruction = instructionss[currInstruction];
expResult = expResults[currInstruction];
                 currInstruction = currInstruction + 1:
                 if (result == expResult)
                    Sdisplay("Current Instruction = %h. Result = %d. Expected = %d. Pass", instruction, result, expResult):
                    $display("Current Instruction = %h, Result = %d, Expected = %d, Fail", instruction, result, expResult);
             if (currInstruction == 12)
                  $finish;
         end
         mp_top mpTop(clk, instruction, result);
    endeodute
```

Figure 10:system test bench code

When the system test bench run, it gave us this output:

```
11:10 PM, Sunday, January 21, 2024
• # Simulation has been initialized
o run
• # KERNEL: Current Instruction = 00000881, Result =
                                                         24486, Expected =
                                                                                  24486, Pass
                                                         3274, Expected =
• # KERNEL: Current Instruction = 001f1986, Result =
                                                                                    3274, Pass
• # KERNEL: Current Instruction = 0000be0d, Result =
                                                            5338, Expected =
                                                                                    5338, Pass
                                                      -13200, Expected = 
12996, Expected =
* # KERNEL: Current Instruction = 001f7488, Result =
                                                                                 -13200, Pass

« # KERNEL: Current Instruction = 00000d87, Result =
                                                                                  12996, Pass
                                                         1852, Expected = 4674, Expected =
• # KERNEL: Current Instruction = 001fd6c4, Result =
                                                                                    1852, Pass
• # KERNEL: Current Instruction = 0000290b, Result =
                                                                                    4674, Pass
                                                                                   -1049, Pass
* # KERNEL: Current Instruction = 001f2f4f, Result =
                                                          -1049, Expected =
* # KERNEL: Current Instruction = 00005c03, Result =
                                                         16294, Expected =
                                                                                  16294, Pass
                                                                                    5376, Pass
• # KERNEL: Current Instruction = 001f8e45, Result =
                                                           5376, Expected =
• # KERNEL: Current Instruction = 0000f742, Result =
                                                           4626, Expected =
                                                                                   4626, Pass
• # KERNEL: Current Instruction = 0000f749, Result =
                                                             0, Expected =
                                                                                      x, Fail
. # DINTIME. Tofa. DINTIME DOGO project v /2101. Efficieh called
```

It is clear that the entire system was completed successfully by testing the 10 operations defined in the ALU module, and the values were successfully verified after calculating them. Trying to put an instruction that contains an invalid opcode, and the system does not work on it, which indicates its success.