

Faculty of Engineering and Technology

Electrical and Computer Engineering Department

Digital Lab (ENCS2110)

Experiment No.8 Pre-Lab

Title: Introduction to QUARTUS Software

Prepared by:

Name: Aya Dahbour Number: 1201738

Instructor: Dr. Bilal Karaki **Assistant**: Eng. Ali Hamodeh

Section: 2


Date: 19/5/2022

1) HDL Code for 4-bit adder


• Verilog code:

```
module fourbitadder(A,B,C0,S,COUT);
input [3:0] A,B;
input C0;
output [3:0]S;
output COUT;
assign {COUT,S} = A+B+C0;
endmodule
```

• Wave Form:



• Block Diagram:




2) 4bit-comparator


Verilog code:

```
comp4.v
                                        Compilation Report - Flow Summary
           module comp4(a,b,out);
            input [3:0] a,b;
            output [2:0] out;
            reg [2:0] out;
        5
            always @(a,b)
        6
             if(a>b)
 €E
           begin
%
            out =3'b001;
        8
             end
X
        10
             else if (a<b)
           ≡begin
        11
 Z
             out = 3'b100;
        13
             end
       14
             else
ab/
           begin
            out = 3'b010;
       16
       17
             end
2
       18
             endmodule
        19
```

• Wave Form:



• Block Diagram:




3) HDL Code of 2x1 MUX:

• Verilog code:

```
module abunasser(I0,I1,s,f);
2
                input IO, Il, s;
M (5)
            3
                output f;
                assign f=(I0 && !s) || (I1 && s);
康康
                endmodule
15%
% X
7 0
1
267 ab/
| ---
```

• Wave Form:



• Block Diagram:

