CGOF hardware cost and timing across six configurations

PRE-LAYOUT · SAED32 RVT TT 0.78 V / 25 °C · D16/W5M · High:Low = 1:1 or 2:1



Zero reported timing violations; untested timing checks remain. Power measured 2026-11-07.

Area includes shared FIFOs, timestamps, policy logic and interface; exact values are in the table.