

- ① Lab Procedures
- ② Lab Requirements
- ③ Initialization
- ④ Negative vs. Positive Logic
- ⑤ EDR
- ⑥ Algorithm
- ⑦ AREP
- ⑧ Key Basics

### ① Lab Procedures

- Labs are done by checkout time you signed for in lab
    - ↳ link in canvas
  - Graded based on
    - Deliverables — submit on canvas
    - Performance
    - Coding Standard
    - Demonstration — Questions Asked during checkout
      - ↳ ask in OH if not sure
- USE PIAZZA AND START LOOKING FOR LAB PARTNERS !!  
TA OH POSTED ON SYLLABUS

### ② Lab 1 Requirements


- NO CONDITIONAL BRANCHES, only logical operations
  - AND
  - ORR
  - EDR
  - ZSL/ISR
- Inputs (Switches): PE0 - PE2 (negative logic)
- Output (LED): PE4 (positive logic)
- GOAL: even # of switches pressed → LED output 1  
(even # of 0s in inputs)

### ③ Initialization

A. Turn on the clock (Port E)

```
ZDR R0, =SYSCLOCK - RCC - RCC - R
ZDRB R1, [R0]
ORR R1, #0x10
STRB R1, [R0]
```

read  
modify  
write



B. Wait for clock to stabilize


NOP  
NOP

C. Define inputs and outputs (DIR)

```
ZDR R0, =GPIO - PORTE - DIR - R
```

```
ZDRB R1, [R0]
```

```
AND R1, #0xFFB } friendliness:
ORR R1, #0x10    } modifying only
STRB R1, [R0]    } bits you need to
```



inputs - 0  
outputs - 1


D. Digitally enable pins (DEN)

```
ZDR R0, =GPIO - PORTE - DEN - R
```

```
ZDRB R1, [R0]
```

```
ORR R1, #0x1F
```

```
STRB R1, [R0]
```



### ④ Negative vs. Positive Logic

- does not affect initialization

Negative Logic

press = 0

not pressed = 1



— 3.3V

Positive Logic

press = 1

not pressed = 0

— 3.3V



## ⑤ EOR (exclusive OR)




EOR	
0 ^ 0	0
0 ^ 1	1
1 ^ 0	1
1 ^ 1	0

A	B	C	Z
0	0	0	0
0	0	1	1 ✓ even # pressed
0	1	0	1 ✓ even # pressed
0	1	1	0
1	0	0	1 ✓ even # pressed
1	0	1	0
1	1	0	0
1	1	1	1 ✓ even # pressed

expected output of Lab 1

## ⑥ Algorithm



## ⑦ AREA

AREA DATA ; objects in RAM  
AREA CODE ; objects in ROM

## ⑧ Keil Basics

