Lab Lecture 1

Friday, January 29, 2021 4:45 AM

- 1 Lab Procedures
- (2) Las Regiments
- (3) Installization
- 1 Negative VS. Positive Logic
- (3) EOR
- 6 Algorithm
- 7 AREA
- 3 Keil Basics

1) Lab Procedures

- · Lets are done by checkout time you signed for in lab bound in carras

- Deliverables —— submit on canvas · Graded based on Eperformance Coding Standard
Demonstration - Questions Asked During

chechors Lask in off if not sure

< read

2 modify

write

SYSCTL - P

USE PIAZZA AND START LOOKING FOR LAB PARTNERS 77

OH POSTED ON SYLLABUS

- 2) Lab 1 regirements
- Inputs (Southers): PEO-PEZ (negative logic)

 Output (IED): PE4 (positive logic)

 GOAL: even # of southers pressed > ZED output 1 (even # of Os in inputs)
- (3) Initalization
 - A. Turn on the clock (port E)

ZDR RO, = SYSCT_ RCGCGPIO-R

ZDRB RI, [RO]

ORR RI, # 0×10

STRB RI, [RO]

B. Wait for cloth to stabilize

NOP NOP

C. Define inputs and outputs (DIR)

RO, = GIPIO, PORTE_DIR_R

IDRB RI, [RO]

AND RI, # OXF8 } friendliness:

modifying only bits you need to P1 # 0×10 STRB RI, [RO]

D. Digitally enable pins (DEN)

LDRB RI, [RO]

RI, # OX 1F ORR

RI, [RO] STRB

ro, = GPIO_ PORTE_ DEN_ R

DEN-R

4 Negative vs. Positive Logic

does not affect initialization


_ 3.3V


Negative 20gic press = 0 not pressed = 1


positive Logic press = 1

T 3.3V

Lab Lectures S21 Page 1









inputs - 0

outputs - 1




(EDR (exclusive OR)



A B C	7		$\overline{}$
0 ^ 0 ^ 0	0		
0 0 0 1	l	Veven # pressed	
0 1 0	١	Veren # pressed	\rightarrow
0 , 1 , 1	0		
1 0000	l	Veren # pressed	
1001	0		
(^ 1 ^ 0	D		
1 , 1 , 1	l	V even # pressed	
'			\checkmark

expected of Jab 1

6 Algorithm



(7) AREA

AREA DATA; objects in RAM AREA CODE; objects in ROM

(B) Reil Basics