
\sim 1	•	Ω	
(:h	imera-	_ 'ノ()	l'/ \ /
	HIIIGI A:	- 200	1 1 V

 $Assembly\ Language\ Programming$

Cans Technologies, Inc

Processor Architecture



IMMEDIATE ADDRESSING (#)

The operand is the second byte for 8 bit instructions or the second byte for the lower byte and third byte for the higher byte represent the data for given instruction, no memory addressing is required.

IMPLIED ADDRESSING(impl)

A single byte instruction in which all of the data and operands are implied through the instruction itself.

ABSOLUTE ADDRESSING(abs)

In absolute addressing the second byte of an instruction represents the low order byte of an effective address. The third byte represents the high order byte of an effective address. The two bytes are added to allow full access to 65K of memory.

INDEXED ABSOLUTE ADDRESSING(abs,X)

In indexed absolute addressing the second byte and third byte of an instruction are used in conjunction with a index register (Register X or Register Y or Register XY). the second byte of the instruction represents the low order byte of an effective address. The third byte represents the high high byte of an effective address. The result is added to the index register giving a result anywhere in memory. Any 16 bit carry is discarded.

PAGED ADDRESSING(pag)

In paged addressing, the second byte of the instruction represents the low order byte of the effective address. The content of the page register represents the high order byte of the effective address. Using both in conjunction give the effective address.


OFFSET ADDRESSING(rel)

In offset addressing, the second instruction byte of the instruction is used as a offset in conjunction with the program counter. The offset is calculated by using the given byte as signed, resulting in -128 to +127. This offset is added to the contents of the program counter giving the effective address within -128 to +127.

REGISTER ADDRESSING

In Register addressing the name of the desintation register (and the source where applicable) is stated in the instruction needing no addition bytes.

Little Endian: Any instruction that contains 2 addition byte are arranged in the order of low first then high. Below is a example of a opcode using absolute addressing.



Hexadecimal Matrix

	0xF	1	1	PSHs	ldmi	POPs	ldmi	JMPR	aps	CCC	abs	CCS	aps	CNE	abs	CEQ	abs	CAC	abs	CAS	abs	CMI	abs	CPL	abs	CHI	abs	CLE	abs	1	1	SOLS	pag
	0xE	OLS	pag	PSHA	ldmi	POPA	ldmi		1	$_{ m SRA}$	ldmi	SCC	ldmi	SCS	ldmi	SNE	ldmi	SEQ	ldmi	SAC	ldmi	SAS	ldmi	$_{ m SMI}$	ldmi	SPL	ldmi	SGE	ldmi	SGT	lmpl	SOLS	abs,XY
	0xD	OLS	abs,XY	TSTA	A	INCA	A	DECA	A	RCRA	A	RCLA	A	SHLA	A	SARA	A	LSRA	Ą	NOTA	A	NEGA	Ą	RALA	A	RORA	Ą	CLRA	A	LODS	pag	SOLS	abs,Y
	0xC	OLS	abs,Y	TST	abs,XY	INC	abs,XY	DEC	abs,XY	RCR	abs,XY	RCL	abs,XY	SHL	abs,XY	SAR	abs,XY	LSR	abs,XY	LON	abs,XY	NEG	abs,XY	RAL	abs,XY	ROR	abs,XY	CLR	abs,XY	LODS	abs,XY	SOLS	abs,X
	0xB	OLS	abs,X	LST	abs,Y	INC	abs,Y	DEC	abs,Y	RCR	abs,Y	RCL	abs,Y	SHL	abs,Y	SAR	abs,Y	LSR	abs,Y	LON	abs,Y	NEG	abs,Y	RAL	abs,Y	ROR	abs,Y	CLR	abs,Y	LODS	abs,Y	SOLS	abs
	0xA	OLS	abs	$_{ m LSL}$	abs,X	INC	abs,X	DEC	abs,X	RCR	abs,X	RCL	abs,X	SHL	abs,X	$_{ m SAR}$	abs,X	$_{ m LSR}$	abs,X	LON	abs,X	NEG	abs,X	RAL	abs,X	ROR	abs,X	CLR	abs,X	LODS	abs,X	1	1
	6x0	-	1	$_{ m LSL}$	abs	INC	aps	DEC	aps	RCR	aps	RCL	aps	$_{ m SHF}$	aps	$_{ m SAR}$	aps	$_{ m LSR}$	aps	NOT	aps	NEG	aps	$_{ m RAL}$	aps	ROR	aps	CLR	aps	TODS	aps	,	1
LOW NIBBLE	0x8	$_{ m LDA}$	pag	ADC	pag	$_{ m SBC}$	pag	ADD	pag	SUB	pag	$_{ m CMP}$	pag	OR	pag	AND	pag	EOR	pag	BT	pag		1	1	1		1	1	1	LODS	#		1
TOW	0x7	$_{ m LDA}$	abs,XY	ADC	abs,XY	$_{ m SBC}$	abs, XY	ADD	abs, XY	SUB	abs,XY	$_{ m CMP}$	abs, XY	OR	abs, XY	AND	abs,XY	EOR	abs,XY	BT	abs,XY	$_{ m RTS}$	impl	1	1	1	ı	$_{ m XLX}$	pag	$_{ m STY}$	pag	$_{ m STP}$	pag
	9×0	ΓDA	abs,Y	ADC	abs,Y	SBC	abs,Y	ADD	abs,Y	SUB	abs,Y	CMP	abs,Y	OR	abs,Y	AND	abs,Y	EOR	abs,Y	BT	abs,Y	LDX	pag	LDY	pag	LDP	pag	STX	abs,XY	STY	abs,XY	STP	abs,XY
	0x5	LDA	abs,X	ADC	abs,X	SBC	abs,X	ADD	abs,X	SUB	abs,X	CMP	abs,X	OR	abs,X	AND	abs,X	EOR	abs,X	BT	abs,X	LDX	abs,XY	LDY	abs,XY	LDP	abs,XY	STX	abs,Y	STY	abs,Y	STP	abs,Y
	0x4	LDA	aps	ADC	abs	SBC	aps	ADD	aps	SUB	aps	CMP	aps	OR	aps	AND	aps	EOR	abs	BT	aps	LDX	abs,Y	LDY	abs,Y	LDP	abs,Y	STX	abs,X	$_{ m SLX}$	abs,X	STP	abs,X
	0x3	LDA	#	ADC	#	$_{ m SBC}$	#	ADD	#	SUB	#	CMP	#	OR	#	AND	#	EOR	#	BT	#	LDX	abs,X	LDY	abs,X	LDP	abs,X	STX	aps	$_{ m SLX}$	abs	STP	abs
	0x2	-		-	1		•		1	DECX	impl	INCX	ldmi	DEY	lmpl	INY	impl	DEP	ldmi	INP	lmpl	LDX	aps	$\Gamma D \lambda$	aps	$_{ m LDP}$	aps	1		1	-	1	
	0x1	CFC	ldmi	STC	ldmi	CLI	ldmi	STI	ldmi	SEV	ldmi	CEV	ldmi	CMC	ldmi	CMV	ldmi	SWI	ldmi	RTI	ldmi	LDX	#	LDY	#	LDP	#	1	1	NOP	impl	HALT	ldmi
	0×0	-	,	TAY	ldmi	TYA	ldmi	TSA	ldmi	TAP	ldmi	TPA	ldmi	,	'	JP	aps	JCC	aps	CS	aps	JNE	aps	JEG	aps	JAC	aps	SAſ	aps	JMI	abs	JPL	abs
1	-	0x0	0x0 0x1 0x3 0x3 0x3 0x4 0x6 0x7 0x8 0x9 0x9 0x9 0x7 0x7 0x8 0x7 0x8 0x7 0x8 0x7 0x8 0x7 0x8 0x8 0x8 0x8 0x8 0x8 0x8 0x8																														
			нісн иіввге																														

(
DE		
Flags:	V Z - N - I - C	Addr
	NOTES	

Addressing Opcode

	110	110
LDA	Addressing	Opcode
Loads Memory into	#	0x03
Accumulator	abs	0x04
Flags: - T - T 0	abs,X	0x05
notes	abs, Y	0x06
	abs,XY	0x07
	pag	0x08

	STO		Addressing	Opcode
Stores Accumulator			abs	0x0A
in	to Memory		abs,X	0x0B
Flags:	- T - T 0		abs,Y	0x0C
	notes		abs,XY	0x0D
			pag	0x0E

ADC	Addressing	Opcode
Memory added to	#	0x13
Accumulator with	abs	0x14
Carry	abs,X	0x15
Flags: T T - T T	abs,Y	0x16
notes	abs,XY	0x17
	pag	0x18

SBC	Addressing	Opcode
Memory subtracted to	#	0x23
Accumulator with	abs	0x24
Carry	abs,X	0x25
Flags: T T - T T	abs, Y	0x26
notes	abs,XY	0x27
	pag	0x28

ADD	Addressing	Opcode
Memory added to	#	0x33
Accumulator	abs	0x34
Flags: T T - T T	abs,X	0x35
notes	abs,Y	0x36
	abs,XY	0x37
	pag	0x38

SUB	Addressing	Opcode
Memory subtracted to	#	0x43
Accumulator	abs	0x44
Flags: T T - T T	$_{ m abs,X}$	0x45
notes	abs, Y	0x46
	abs,XY	0x47
	pag	0x48

	CMP		Addressing	Opcode
Memo	ry compared to	•	#	0x53
A	ccumulator		abs	0x54
Flags:	T T - T T		abs,X	0x55
	notes		abs,Y	0x56
			abs,XY	0x57
			pag	0x58

OR	Addressing	Opcode
Memory bitwise	#	0x63
inclusive or with	abs	0x64
Accumulator	abs,X	0x65
Flags: - T - T	abs, Y	0x66
notes	abs,XY	0x67
	pag	0x68

Addressing	Opcode
#	0x73
abs	0x74
abs,X	0x75
abs,Y	0x76
abs,XY	0x77
pag	0x78
	# abs abs,X abs,Y abs,XY

EOR	Addressing	Opcode
Memory bitwise	#	0x83
exclusive or with	abs	0x84
Accumulator	abs,X	0x85
Flags: - T - T	abs, Y	0x86
notes	abs,XY	0x87
	pag	0x88

BT	Addressing	Opcode
Memory Bit tested	#	0x93
with Accumulator	abs	0x94
Flags: - T - T	abs,X	0x95
notes	abs, Y	0x96
	abs,XY	0x97
	pag	0x98

TST	Addressing	Opcode
Bit test Memory or	abs	0x19
Accumulator	abs,X	0x1A
Flags: - T - T	abs, Y	0x1B
notes	abs,XY	0x1C

TSTA	Addressing	Opcode	INC	Addressing	Opcode
Bit test Memory or	A	0x1D	Increment Memory or	abs	0x29
Accumulator			Accumulator	abs,X	0x2A
Flags: - T - T			Flags: - T - T	abs, Y	0x2B
notes			notes	abs,XY	0x2C
				•	
TNICIA	A 11 ·	0 1	DEC	A 11 ·	0 1
INCA	Addressing	Opcode	DEC Decrees Management	Addressing	Opcode
Increment Memory or	A	0x2D	Decrement Memory or	abs	0x39
Accumulator Flags: - T - T			Accumulator	abs,X	0x3A
9			Flags: - T - T	abs, Y	0x3B
notes			notes	abs,XY	0x3C
DECA	Addressing	Opcode	RCR	Addressing	Opcode
Decrement Memory or	A	0x3D	Rotate right through	abs	0x49
Accumulator			carry Memory or Accumulator	abs,X	0x4A
Flags: - T - T				abs, Y	0x4B
notes			Flags: - T - T T	abs,XY	0x4C
			110,000		
RCRA	Addressing	Opcode	RCL	Addressing	Opcode
Rotate right through	Addressing	$\frac{\text{Opcode}}{0\text{x4D}}$	Rotate left through	abs	$\frac{\text{Opcode}}{0\text{x}59}$
carry Memory or	Α	0.4D	carry Memory or	abs,X	0x59 0x5A
Accumulator			Accumulator	abs, X abs, Y	0x5A 0x5B
Flags: - T - T T			Flags: - T - T T	abs, Y	0x5C
notes			notes	abs,A1	UXJC
notes			notes		
DCI A	A 11	01-	SHL	A 11	01-
RCLA	Addressing	Opcode		Addressing	Opcode
Rotate left through	A	0x5D	Arithmetic shift left	abs	0x69
carry Memory or			Memory or	abs,X	0x6A
Accumulator			Accumulator	abs, Y	0x6B
Flags: - T - T T			Flags: - T - T T	abs,XY	0x6C
notes			notes		
OTT 1					
SHLA	Addressing	Opcode	SAR	Addressing	Opcode
Arithmetic shift left	A	0x6D	Arithmetic shift right	abs	0x79
Memory or			Memory or	abs,X	0x7A
Accumulator			Accumulator	abs, Y	0x7B
Flags: - T - T T			Flags: - T - T T	abs,XY	0x7C
notes			notes		
SARA Arithmetic shift right	Addressing A	Opcode 0x7D	LSR	Addressing	Opcode
	А	UXID	Shift right Memory or	abs	0x89
Momory or		1			
Memory or			Accumulator	abs,X	0x8A
Accumulator			Accumulator Flags: - T - T T	abs,X abs,Y	0x8A $0x8B$
Accumulator Flags: - T - T T				,	
Accumulator			Flags: - T - T T	abs, Y	0x8B
Accumulator Flags: - T - T T notes	A.1.	01	Flags: - T - T T notes	abs,Y abs,XY	0x8B 0x8C
Accumulator Flags: - T - T T notes LSRA	Addressing	Opcode	Flags: - T - T T notes	abs,Y abs,XY	0x8B 0x8C Opcode
Accumulator Flags: - T - T T notes LSRA Shift right Memory or	Addressing	Opcode 0x8D	Flags: - T - T T notes NOT Negate Memory or	abs,Y abs,XY Addressing abs	0x8B 0x8C Opcode 0x99
Accumulator Flags: - T - T T notes LSRA Shift right Memory or Accumulator			Flags: - T - T T notes NOT Negate Memory or Accumulator	abs,Y abs,XY Addressing abs abs,X	0x8B 0x8C Opcode 0x99 0x9A
Accumulator Flags: - T - T T notes LSRA Shift right Memory or Accumulator Flags: - T - T T			Flags: - T - T T notes NOT	abs,Y abs,XY Addressing abs abs,X abs,Y	0x8B 0x8C Opcode 0x99 0x9A 0x9B
Accumulator Flags: - T - T T notes LSRA Shift right Memory or Accumulator			Flags: - T - T T notes NOT Negate Memory or Accumulator	abs,Y abs,XY Addressing abs abs,X	0x8B 0x8C Opcode 0x99 0x9A

NOTA	Addressing Opcode
Negate Memory or	- A 0 x9D
Accumulator	
Flags: - T - T T	
notes	

NEG	Addressing	Opcode
2's complement	abs	0xA9
Memory or	abs,X	0xAA
Accumulator	abs, Y	0xAB
Flags: - T - T	abs,XY	0xAC
notes		

NEGA	Addressing	Opcode
2's complement	A	0xAD
Memory or		
Accumulator		
Flags: - T - T		
notes		

RAL	Addressing	Opcode
Rotate left without	abs	0xB9
carry Memory or	abs,X	0xBA
Accumulator	abs, Y	0xBB
Flags: - T - T	abs,XY	0xBC
notes		

RALA	Ad	ldressin	g Opcode
Rotate left without		A	0xBD
carry Memory or			
Accumulator			
Flags: - T - T			
notes			

ROR	Addressing	Opcode
Rotate right without	abs	0xC9
carry Memory or	abs,X	0xCA
Accumulator	abs, Y	0xCB
Flags: - T - T	abs,XY	0xCC
notes		

RORA	A	ddressin	g Opcode
Rotate right without		A	0xCD
carry Memory or			
Accumulator			
Flags: - T - T			
notes			

	CLR	Addressing	Opcode
Clea	r Memory or	abs	0xD9
A	ccumulator	abs,X	0xDA
Flags:	- 1 - 0	abs, Y	0xDB
	notes	abs,XY	0xDC

CLRA	Addressing Opcode
Clear Memory or	A 0xDD
Accumulator	
Flags: - 1 - 0	
notes	

	LDX	Addressing	Opcode
Loads	s Memory into	#	0xA1
] 1	register X	abs	0xA2
Flags:	- T - T 0	abs,X	0xA3
	notes	abs,Y	0xA4
		abs,XY	0xA5
		pag	0xA6

STX	Addressing	Opcode
Stores register X into	abs	0xD3
Memory	abs,X	0xD4
Flags: - T - T 0	abs,Y	0xD5
notes	abs,XY	0xD6
	pag	0xD7

	DECX	Addressing	Opcode
Decren	nents register X	impl	0x42
Flags:	- T		
	notes		

	INCX	Addressing	Opcode
Incren	nents register X	impl	0x52
Flags:	- T		
	notes		

LDY	Addressing	Opcode
Loads Memory into	#	0xB1
register Y	abs	0xB2
Flags: - T - T 0	abs,X	0xB3
notes	abs, Y	0xB4
	abs,XY	0xB5
	pag	0xB6

			_
STY	Addressing	Opcode	
Stores register Y into	abs	0xE3	
Memory	abs,X	0xE4	
Flags: - T - T 0	abs, Y	0xE5	
notes	abs,XY	0xE6	
	pag	0xE7	
·			_
TYA	Addressing	Opcode	7
Transters register Y to	impl	0x20	
Accumulator			
Flags: - T - T			

Transte	TAY ers Accumulator	Addressing impl	Opcode 0x10
to	register Y	r	
Flags:	T		
	notes		

TYA	Addressing Opcode
Transters register Y to	$\overline{\hspace{1cm}}$ impl $0x20$
Accumulator	
Flags: - T - T	
notes	

DEY		Addressing	Opcode
Decren	nents register Y	impl	0x62
Flags:	- T		
	notes		

	INY		Addressing	Opcode
Increm	nents register Y	-	impl	0x72
Flags:	- T			
	notes			

LODS	Addressing	Opcode
Loads Memory into	#	0xE8
Stackpointer	abs	0xE9
Flags: - T - T 0	abs,X	0xEA
notes	abs, Y	0xEB
	abs,XY	0xEC
	pag	0xED

STOS	Addressing	Opcode
Stores Stackpointer	abs	0xFB
into Memory	abs,X	0xFC
Flags: - T - T 0	abs, Y	0xFD
notes	abs,XY	0xFE
	pag	0xFF

TSA	Addressing Opcode
Transters Status	- impl $0x30$
register to	
Accumulator	
Flags:	
notes	

	PSHA		Addressing	Opcode
Pushes Register onto the Stack			impl	0x1E
Flags:	Flags:			
	notes			

	PSHs	Addressing	Opcode
Pushes Register onto the Stack		impl	0x1F
Flags:			
	notes		

POPA	Addressing Opcode
Pop the top of the	$\overline{\qquad}$ impl $0x2E$
Stack into the Register Flags:	
notes	

POPs	Addressing Opcode
Pop the top of the Stack into the Register	impl 0x2F
Flags:	
notes	

	JP	Addressing	Opcode
Loads Memory into		abs	0x70
Prog	gramCounter		
Flags:			
	notes		

JMPR		Addressing	Opcode
Jump	to subroutine	abs	0x3F
Flags:			
	notes		

	RTS	Addressing	Opcode
1	eturn from ubroutine	impl	0xA7
Flags:			
	notes		

	SRA	Addressing	Opcode
S	kip always	impl	0x4E
Flags:			
	notes		

SCC	Addressing	Opcode
Skip on Carry clear	impl	0x5E
Flags:		
notes		

	SCS	Addressin	$_{ m g}$ Opcode
Skip	on Carry set	impl	0x6E
Flags:			
	notes		

			CDC CDC	A 11 ·	0 1
SNE Skip on result not Zero Flags:	Addressing impl	Opcode 0x7E	SEQ Skip on result equal to Zero	Addressing impl	Opcode 0x8E
notes			Flags: notes		
SVC Skip on overflow clear Flags: notes	Addressing impl	Opcode 0x9E	SVS Skip on overflow set Flags: notes	Addressing impl	Opcode 0xAE
SMI Skip on negative result Flags: notes	Addressing impl	Opcode 0xBE	SPL Skip on positive result Flags: notes	Addressing impl	Opcode 0xCE
SGE Skip on result less then or equal to zero Flags: notes	Addressing impl	Opcode 0xDE	SGT Skip on result greater then or equal to zero Flags: notes	Addressing impl	Opcode 0xEE
JCC Jump on Carry clear Flags: notes	Addressing abs	Opcode 0x80	JCS Jump on Carry set Flags: notes	Addressing abs	Opcode 0x90
IND	A 11 .	0 1		A 11 .	0 1
JNE Jump on result not Zero Flags: notes	Addressing abs	Opcode 0xA0	JEQ Jump on result equal to Zero Flags: notes	Addressing abs	Opcode 0xB0
JVC Jump on overflow clear Flags: notes	Addressing abs	Opcode 0xC0	JVS Jump on overflow set Flags: notes	Addressing abs	Opcode 0xD0
JMI Jump on negative result Flags: notes	Addressing abs	Opcode 0xE0	JPL Jump on positive result Flags: notes	Addressing abs	Opcode 0xF0
CCC Call on Carry clear Flags: notes	Addressing abs	Opcode 0x4F	CCS Call on Carry set Flags: notes	Addressing abs	Opcode 0x5F
CNE Call on result not Zero Flags: notes	Addressing abs	Opcode 0x6F	CEQ Call on result equal to Zero Flags: notes	Addressing abs	Opcode 0x7F
CVC Call on overflow clear Flags: notes	Addressing abs	Opcode 0x8F	CVS Call on overflow set Flags: notes	Addressing abs	Opcode 0x9F

CMI	Addressing Opcode	CPL	Addressing Opcode
Call on negative result	$\frac{\text{abs}}{\text{abs}} 0xAF$	Call on positive result	$\frac{\text{abs}}{\text{abs}}$ 0xBF
Flags:		Flags:	
notes		notes	
OTTT			
CHI	Addressing Opcode	- CLE	Addressing Opcode
Call on result same or	abs 0xCF	Call on result higher	$\frac{\text{abs}}{\text{abs}}$ 0xDF
lower		Flags:	
Flags:		notes	
notes			
CLC	Addressing Opcode	STC	Addressing Opcode
Clear Carry flag	$\frac{\text{impl}}{\text{ox}01}$	Set Carry flag	$\frac{\text{impl}}{\text{options}} = 0 \times 11$
Flags:0	IIIpi Oxoi	Flags:1	IIIpi OXII
notes		notes	
CLI	Addressing Opcode	STI	Addressing Opcode
Clear Interupt flag	impl $0x21$	Set Interupt flag	$\overline{\text{impl}}$ 0x31
Flags:0		Flags:1	
notes		notes	
COLI	A 11 ' O '	OTT	A 11 ' O '
SEV	Addressing Opcode	CLV	Addressing Opcode
Set Overflow flag	impl 0x41	Clear Overflow flag	impl $0x51$
Flags: 1		Flags: 0	
notes		notes	
		CMV	Addressing Opcode
CMC	Addressing Opcode	Compliment Overflow	$\frac{\text{impl}}{\text{impl}} = 0 \text{x} 71$
Compliment carry flag	impl 0x61	flag	mpi 0x71
Flags:		Flags:	
notes			
1		notes	
NOP	Addressing Opcode	HALT	Addressing Opcode
No operation	$\frac{\text{impl}}{\text{impl}} = 0 \text{xE1}$	Wait for interupt	$\frac{\text{impl}}{\text{impl}} = 0 \text{xF1}$
Flags:	mpi 0xL1	Flags:	mpi oxi i
notes		notes	
notes		notes	
CILII	A 11 . O 1	RTI	Addressing Opcode
SWI	Addressing Opcode	Return from software	$\frac{\text{impl}}{\text{ox}91}$
Software interupt	impl 0x81	interupt	1
Flags:		Flags:	
Pushes:		Pops:	
Accumulator		Staus register	
Staus register		Accumulator	
LDP	Addressing Opcode	STP	Addressing Opcode
Loads Memory into	# 0xC1	Stores register P into	$\frac{\text{Addressing Opcode}}{\text{abs}} = 0 \text{xF3}$
register P	abs $0xC2$	Memory	abs, $x = 0xF3abs$, $x = 0xF4$
Flags:	abs, $X = 0xC3$	Flags:	abs, X = 0xF4 abs, Y = 0xF5
notes	abs,Y $0xC4$	-0-	
	abs,XY 0xC5	notes	abs,XY 0xF6
	pag 0xC6		pag $0xF7$
(DAD)	A 11 ' O '	mn A	A 11 ' O '
TAP	Addressing Opcode	TPA	Addressing Opcode
Transters Accumulator	impl $0x40$	Transters register P to	impl $0x50$
to register P		Accumulator	
Tlags:		Flags:	
notes		notes	

notes

notes

	DEP	Add	lressing	Opcode
Deci	rements Page	i	mpl	0x82
	register			
Flags: - T				
	notes			

INP			Addressing	Opcode
Incr	ements Page	•	impl	0x92
	register			
Flags: - T				
notes				

			Registers Source		1	
op	details	Dest	A	FL	Stack	FLags
TSTA	A - 0	A	0x1D	-	-	- T - T
INCA	A + 1	A	0x2D	-	-	- T - T
DECA	A - 1	Α	0x3D	-	-	- T - T
RCRA	fig 7	A	0x4D	-	-	- T - T T
RCLA	fig 6	A	0x5D	-	-	- T - T T
SHLA	fig 1	A	0x6D	-	-	- T - T T
SARA	fijg 2	A	0x7D	-	-	- T - T T
LSRA	fig 3	A	0x8D	-	-	- T - T T
NOTA	A ~	Α	0x9D	-	-	- T - T T
NEGA	0 - A	A	0xAD	-	-	- T - T
RALA	fig 5	A	0xBD	-	-	- T - T
RORA	fig 4	A	0xCD	-	-	- T - T
CLRA	0	A	-	-	-	- 1 - 0

op	details	Dest	#	impl	abs	abs,X	abs,Y	abs,XY	pag	rel	FLags
LDA	M	A	0x03	-	0x04	0x05	0x06	0x07	0x08	-	- T - T 0
STO	A	M	-	-	0x0A	0x0B	0 x 0 C	0x0D	0x0E	-	- T - T 0
ADC	M + A + CF	Α	0x13	-	0x14	0x15	0x16	0x17	0x18	-	T T - T T
SBC	A - CF - M	A	0x23	-	0x24	0x25	0x26	0x27	0x28	-	T T - T T
ADD	M + A	A	0x33	-	0x34	0x35	0x36	0x37	0x38	-	T T - T T
SUB	A - M	A	0x43	-	0x44	0x45	0x46	0x47	0x48	-	T T - T T
CMP	A - M		0x53		0x54	0x55	0x56	0x57	0x58	_	T T - T T
OR	M A	A	0x63	-	0x64	0x65	0x66	0x67	0x68	_	- T - T
AND			0x03 $0x73$		0x04 0x74		0x00 0x76	0x07 0x77	0x08		- T - T
	M & A	A		-		0x75					
EOR	M (+) A	Α	0x83	-	0x84	0x85	0x86	0x87	0x88	-	- T - T
BT	M & A		0x93	-	0x94	0x95	0x96	0x97	0x98	-	- T - T
TST	M - 0		-	-	0x19	0x1A	0x1B	0x1C	-	-	- T - T
INC	M + 1	M	-	-	0x29	0x2A	0x2B	0x2C	-	-	- T - T
DEC	M - 1	M	-	-	0x39	0x3A	0x3B	0x3C	-		- T - T
RCR	fig 7	M	-	_	0x49	0x4A	0x4B	0x4C	_		- T - T T
RCL	fig 6	M	-	-	0x59	0x5A	0x5B	0x1C	-		- T - T T
SHL	fig 1	M	-	-	0x69	0x6A	0x6B	0x6C	-	-	- T - T T
SAR	fijg 2	M	-	-	0x79	0x7A	0x7B	0x7C	-	-	- T - T T
LSR	fig 3	M	-	-	0x89	0x8A	0x8B	0x8C	-	-	- T - T T
NOT	M ~	M	-	-	0x99	0x9A	0x9B	0x9C	-	-	- T - T T
NEG	0 - M	M	-	-	0xA9	0xAA	0xAB	0xAC	-	-	- T - T
RAL	fig 5	M	-		0xB9	0xBA	0xBB	0xBC		_	- T - T
ROR	fig 4	M	-	-	0xC9	0xCA	0xCB	0xCC	_		- T - T
CLR	0	M	-		0xD9	0xDA	0xDB	0xDC			-1-0
LDX	M	X	0xA1	-	0xA2	0xA3	0xA4	0xA5	0xA6	-	- T - T 0
STX	X	M	-	-	0xD3	0xD4	0xD5	0xD6	0xD7	-	- T - T 0
DECX	X - 1	X	-	0x42	-	-	-	-	-		- T
INCX	X + 1	X	-	0x52	-	-	-	-	-	-	- T
LDY	M	Y	0xB1	-	0xB2	0xB3	0xB4	0xB5	0xB6	-	- T - T 0
STY	Y	M	-	_	0xE3	0xE4	0xE5	0xE6	0xE7	_	- T - T 0
TAY	A	Y	-	0x10	-	- OXL-1	- -	-	- OXL1		T
TYA	Y	A		0x10 0x20							- T - T
			-		-		-	-	-		
DEY	Y - 1	Y	-	0x62	-	-	-	-	-	-	- T
INY	Y + 1	Y	-	0x72	-	-	-	-	-	-	- T
LODS	M	SP	0xE8	-	0xE9	0xEA	0xEB	0xEC	0xED	-	- T - T 0
STOS	SP	M	-	-	0xFB	0xFC	0xFD	0xFE	0xFF	-	- T - T 0
TSA	FL	A	-	0x30	-	-	_	-	-	-	
PSHA	A -*		-	0x1E	_	_	-	_	_		
PSHs	FL -*		-	0x1E							
		Α									
POPA	+*	A	0x2E	-	-	-		-		-	
POPs	+*	S	0x2F	-	-	-	-		-	-	
JP			-	-	0x70	-	-	-	-	-	
JMPR			-	-	0x3F	-	-	-	-	-	
RTS			-	0xA7	-	-	_	-	_		
SRA			_	0x4E	_	-	_	_	_	_	
SCC	CF = 0			0x4E							
			-		-	-	-	-	-	-	
SCS	CF = 1		-	0x6E	-	-	-	-	-	-	
SNE	ZF = 0		-	0x7E	-	-	-	-	-	-	
SEQ	ZF = 1		-	0x8E	-	-	-	-	-	-	
SVC	VF = 0		-	0x9E	-	-	-	-	-	-	
SVS	VF = 1		_	0xAE	_	_	_	_	_		
SMI	NF = 1		_	0xBE							
SPL	NF = 0		_	0xCE							
					-	-	-	-	-		
SGE	$NF \hat{V}F = 0$		-	0xDE	-	-	-	-	-	-	
SGT	$ZF NF ^VF = 1$		-	0xEE	-	-	-	-	-	-	
JCC	CF = 0		-	-	0x80	-	-	-	-	-	
JCS	CF = 1		-	-	0x90	-	-	-	-	-	
JNE	ZF = 0		-	-	0xA0	-	-	-	-	-	
JEQ	ZF = 1		-	-	0xB0	-	-	-	-	_	
JVC	VF = 0		_		0xC0	-		_			
JVS	VF = 0 $VF = 1$				0xD0						
	· · · · · · · · · · · · · · · · · · ·		-	-		-	-	-	-	-	
JMI	NF = 1		-	-	0xE0	-	-	-	-		
JPL	NF = 0		-	-	0xF0	-	-	-	-	-	
CCC	CF = 0		-	-	0x4F	-	-	-	-	-	
CCS	CF = 1		-	-	0x5F	-	-	-	-	-	
CNE	ZF = 0		-	-	0x6F	-	-	-	-	-	
CEQ	ZF = 1		-	-	0x7F	-	-	-	-	-	
CVC	VF = 0		-	-	0x8F	-	-	-	-	-	
CVS	VF = 1		-	-	0x9F	-	-	-	-	_	
CMI	NF = 1		-	-	0xAF	_	_	_	_	_	
CPL	NF = 1 $NF = 0$		-		0xAF 0xBF						
CHI	CF ZF = 1		-	-	0xCF	-	-	-	-	-	
CLE	$CF \mid ZF = 0$		-	-	0xDF	-	-	-	-	-	
CLC	CF = 0		-	0x01	-	-	-	-	-	-	0
STC	CF = 1		-	0x11	-	-	-	-	-	-	1
CLI	IF = 0		-	0x21	-	-	-	-	-	-	0
STI	IF = 1		-	0x31	-	-	-	-	-	-	1
SEV	VF = 1		-	0x41							1
CLV	VF = 1 $VF = 0$			0x41 0x51							0
			-		-	-	-	-	-	-	
CMC	CF ∼		-	0x61	-	-	-	-	-		
CMV	$VF \sim$		-	0x71	-	-	-	-	-	-	
NOP			-	0xE1	-	-	-	-	-	-	
HALT			-	0xF1	-	-	-	-	-	-	
SWI	-		-	0x81	-	-	-	-	-	-	
RTI	-		-	0x91	_	_	_	_	-	_	
LDP	M	P	0xC1	-	0xC2	0xC3	0xC4	0xC5	0xC6		
STP	P	M	-	- 0 40	0xF3	0xF4	0xF5	0xF6	0xF7	-	
TAP	A	P	-	0x40	-	-	-	-	-		
TPA	P	Α	-	0x50	-	10	-	-	-	-	
DEP	P - 1	Р	-	0x82	-	13	-	-	-	-	- T
INP	P + 1	Р	-	0x92	-	-	-	-	-	-	- T
	· · · · · · · · · · · · · · · · · · ·										

I	Key
A - Accumulator	SP - StackPointer
FL - Status Register	M - Memory
- Inclusive or	(+) - Exclusive or
& - logical and	\sim - Negation
-* - Push to stack and decrement stack pointer	+* - Increment stack pointer and pop from stack
X - Index Register	
CF - Carry FLag	ZF - Zero FLag
NF - Negative FLag	IF - Zero FLag
VF - OverflowFlag FLag	
P - Page Register	
FIGURE 1:	FIGURE 2:
$C \leftarrow \boxed{7} \qquad 0 \leftarrow 0$	$N \rightarrow \boxed{7}$ $0 \rightarrow C$
FIGURE 3:	
$0 \to \boxed{7} \qquad 0 \to C$	
FIGURE 4:	FIGURE 5
7 0	7 0
FIGURE 6:	FIGURE 7
c 7 0	7 0 - c