

Ayden Dauenhauer

Seana Corners

Lab 7 Post Lab


1. Introduction: In this lab we will be creating a game that will test a person's reaction time. One counter counts up and the other counter counts down. The objective of the game would be for the game to stop when the same value is shown. To execute this game we will use a 3-bit counter to express 8 possible values from 0 to 7 (an even number of values). They will always match at a value if they run through their sequence because they are running on the same clock. Moreover, we are going to change the way the counter behaves in order for the values to be between 1 and 5. We will also call "stop" which will be the inverse to a hypothetical button being pressed. The button being pressed serves as beginning the counting of the two counters. Finally, there is also an indication of the results of the game via signals. The first signal is a "win" signal which is when the two counter values match. The second signal is a "lose" signal which is when the two counters do not match. Stop is asserted for both signals. When "stop" is not asserted, the counter continues to count without the assertion of "win" or "lose".
2. If we were to change our design to have the counters count from 2 to 6 (or 6 to 2) instead of only 1 to 5, there are a couple things that we would need to change. The Verilog code needs to be changed, replacing the 3'b101 with 3'b110 and the 1'b1 to 2'b10. Next, the schematic should include a 2 bit input/output wherever the old 1'b1 and new 2'b10 is since an additional bit is needed.


Processing Tools Window Help

Lab7

abc tb.v X abc Counter.v X abc DownControl.v X

```
1 module Counter(
2     input clock,
3     input Reset,
4     input Dir,
5     input CntEn,
6     input Load,
7     input [2:0] New,
8     output reg [2:0] count);
9
10    always @(posedge clock) begin
11        if (Reset == 1)
12            Count <= 3'b001;
13        else begin
14            if (CntEn == 1) begin
15                if (Load == 1)
16                    Count <= New;
17                else begin
18                    if (Dir == 1)
19                        Count <= Count + 1;
20                    else
21                        Count <= Count - 1;
22                end
23            end
24        end
25    endmodule
26
```





Sissing Tools Window Help

abc tb.v Compilation Report - Lab7

```
1 module tb();
2   reg Clock, Reset, Stop;
3   wire Lose, Win;
4   wire [2:0] DownCount, UpCount;
5
6   // Change "lab7" below to match your module's name.
7   // Change the signal names to match yours too. For
8   // example, if "clk" is your clock signal's name,
9   // .Clock(clock) should be changed to .clk(clk).
10  Lab7 dut(
11    .Clock(Clock),
12    .Reset(Reset),
13    .Stop(Stop),
14    .Lose(Lose),
15    .win(win),
16    .DownCount(DownCount[2:0]),
17    .UpCount(UpCount[2:0])
18  );
19
20  initial begin
21    Clock = 0;
22    forever #5 Clock = ~Clock;
23  end
24
25  initial begin
26    Reset = 1;
27    Stop = 0;
28    #10 Reset = 0;
29    #55 Stop = 1;
30    #25 Reset = 1;
31    Stop = 0;
32    #10 Reset = 0;
33    #45 Stop = 1;
34    #25 $finish;
35  end
36 endmodule
37
```

Open File

Organize ▾

- This PC
- 3D O
- Desk
- Docu
- Down
- Musi
- Pictu
- Video
- Wind
- Projec
- Public
- Scratches
- home

Find... Find Next

>> abt "c:/apps/intelfpga_lite/21.1.2.1/lab7/1

IL/Lab7/lab7 - Lab7

File Processing Tools Window Help

Lab7

tb.v Counter.v DownControl.v

```
1 module DownControl(
2     input [2:0] count,
3     output Load,
4     output [2:0] New);
5
6     assign Load = (Count == 3'b001) ? 1'b1 : 1'b0;
7     assign New = 3'b101;
8 endmodule
```

```
Lab7.v X
267 268
16 // PROGRAM      "Quartus Prime"
17 // VERSION      "Version 21.1.0 Build 842 10/21/2021"
18 // CREATED      "Wed May 24 15:50:56 2023"
19
20 module Lab7(
21     Clock,
22     Reset,
23     Stop,
24     Lose,
25     Win,
26     DownCount,
27     UpCount
28 );
29
30
31     input wire    Clock;
32     input wire    Reset;
33     input wire    Stop;
34     output wire   Lose;
35     output wire   Win;
36     output wire [2:0] DownCount;
37     output wire [2:0] UpCount;
38
39     wire   CntEn;
40     wire   SYNTHESIZED_WIRE_0;
41     wire   SYNTHESIZED_WIRE_1;
42     wire   [2:0] SYNTHESIZED_WIRE_2;
43     wire   SYNTHESIZED_WIRE_3;
44     wire   SYNTHESIZED_WIRE_4;
45     wire   [2:0] SYNTHESIZED_WIRE_5;
46     wire   [2:0] SYNTHESIZED_WIRE_10;
47     wire   [2:0] SYNTHESIZED_WIRE_11;
48
49     assign   DownCount = SYNTHESIZED_WIRE_10;
50     assign   UpCount = SYNTHESIZED_WIRE_11;
51     assign   SYNTHESIZED_WIRE_0 = 1;
52     assign   SYNTHESIZED_WIRE_3 = 0;
53
54
```

r>> Find... Find Next

ched NativeLink simulation (quartus_sh -t "c:/apps/intelfpga_lite/2 NativeLink execution see the NativeLink log file Z:/ELEN_21L/Lab7/

The screenshot shows a software interface for a Verilog simulation or editor. The menu bar includes 'Tools', 'Window', and 'Help'. The toolbar contains various icons for simulation control, such as run, stop, and step. The window title bar shows multiple open files: tb.v, Counter.v, DownControl.v, Lab7.v, and UpControl.v (which is the active file). The main code area displays the following Verilog module definition:

```
module upControl();
    input [2:0] Count,
    output Load,
    output [2:0] New;
    assign Load = (Count == 3'b101) ? 1'b1 : 1'b0;
    assign New = 3'b001;
endmodule
```

processing Tools Window Help

tb.v Counter.v DownControl.v Lab7.v Up

```
1 module WinLose(
2     input Stop,
3     input [2:0] UpCount,
4     input [2:0] DownCount,
5     output reg CntEn,
6     output reg Lose,
7     output reg Win);
8
9     always @((UpCount or DownCount or Stop) begin
10        Win <= 1'b0;
11        Lose <= 1'b0;
12        if(Stop) begin
13            CntEn <= 1'b0;
14            if(UpCount == DownCount)
15                Win <= 1'b1;
16            else
17                Lose <= 1'b1;
18        end
19        else
20            CntEn <= 1'b1;
21    end
22 endmodule
```

