# EEE 102 - Introduction to Digital Circuit Design

Object Tracking by FPGA
Final Report



Ege Aydın

### **Abstract**

In this project, an object tracker is designed using an entry-level FPGA Basys3. By using background subtraction algorithm, the position of the object that is moved is be determined. Then that position data is mapped to servo position. Using that, a laser is directed into the moving object. For this project, that object is determined to be a human or an equally sized object. By making use of the FPGA's parallelization characteristics, high speed object tracking device is constructed. It's seen that the only practical speed limitation is caused by camera's speed. For this project, that speed is limited to 30 actions per second due to the camera's maximum speed of 30 fps.

#### Introduction

Object tracking is one of the concepts that has many areas of application whether it is robotics or automation or defense industry. The way of tracking may change depending on the physical constraints of the application. For example, long-range surface to air missiles use radar-based tracking while in short-range applications such as in self-driving cars generally optical tracking is used. For both of these examples, speed is a key factor. If the aim is a little off in a missile defense system or if a self-driving car couldn't recognize a car that suddenly appeared the results would be fatal. As a solution, first it is necessary to consider what types of methods could be used for object tracking. One method would be using machine learning for an object than extract the position of that object from the frame using the trained model. Even though this method would almost always properly be able to detect the object without much external limitations, it would be extremely math-heavy and would require expensive hardware to reach the desired operating speed. Such expensive hardware would also mean there is a large power consumption of such a system. Another method would be an algorithm called background subtraction. This algorithm simply finds the Euclidean distance of every pixel between the background image and the data from the camera. This means that camera position cannot be changed or this algorithm won't work. Even though calculations are simple, using a microcontroller may not give the desired speed since even every basic instruction needs approximately 4 clock cycles. However, an FPGA will make the process much faster since it can do all the pixel subtraction parallelly. Moreover, using an entry-level FPGA with background subtraction algorithm would make it cheaper and more power efficient than using other AI based methods. Project video at https://youtu.be/ -Oj5pEGLbw.

## Methodology

While designing the system, first the main physical constraints were determined. These are as stated in the project proposal:

The tracked person will be around 4 meters away from the turret and can go sideways for around 1m, giving a total horizontal tracking angle of around 28°. The vertical tracking angle can be less since only moving humans will be detected. The precision of the aim will be around  $\pm 15$ cm, which is adequate for tracking a human torso. The lighting constraints will be daylight or equivalent lighting.

Then there are secondary constraints due to the limitations of BASYS3. First and foremost, is the memory limitation. Assuming we use grayscale image which has 8-bits of luminance value per pixel, for keeping even a VGA sized image, we would require a total of  $640 \times 480 \times 8 = 2.5$  Mbit. Since we need to keep 2 frames simultaneously (one frame keeping background for the algorithm) we actually need double that value which is near 5Mbit. Since Basys3 has only 1899Kbit block memory, using all the data is not possible. This problem is solved by saving only one of two horizontal lines we get from the camera (no need for extra precision in vertical tracking) and decreasing pixel bit-size to 3. This would require  $640 \times 240 \times 3 \times 2 = 921Kbit$  which is well within the maximum BRAM capacity of Basys3.

Proposed system consists of 4 parts:

- 1) VGA
- 2) OV7670 Camera
- 3) Pan&Tilt system and a laser for targeting
- 4) Basys3 FPGA

#### 1. VGA

VGA output has 5 main parts:

- VSYNC
- HSYNC
- Clock
- RGB data

VSYNC and HSYNC are created in a relative way to the clock. HSYNC represents end of the line and VSYNC represent the end of the frame. Their timings are set by universal standards. For this project, standard 60fps 640x480 output is used. The timing values can be found at <a href="http://tinyvga.com/vga-timing/640x480@60Hz">http://tinyvga.com/vga-timing/640x480@60Hz</a>. Greyscale data inputted and RGB equivalent is outputted from the VGA module. That RGB data has the property of R = G = B = data. Since only 240 lines are captured from the camera, every line is drawn twice. VGA module also outputs the x and y coordinates of the current pixel that is displayed and whether that pixel is displayed for the first time. These are later used in other modules.

#### 2. Camera

The OV7670 camera has 18 pins in total:


- Vdd(3v3)
- GND
- SIOC/SIOD pins
- VSYNC
- HREF
- PCLK
- XCLK
- 8 data pins
- RESET
- PWDN (active low)

SIOC and SIOD pins are used for I<sup>2</sup>C communication with the camera for setting it up. The module that is responsible for setting up the camera has been retrieved from an GitHub repository at <a href="https://github.com/Tom-Zheng/OV7670\_to\_VGA\_FPGA">https://github.com/Tom-Zheng/OV7670\_to\_VGA\_FPGA</a>. However, the data that is send to the camera is replaced completely. It is modified for camera to output YUV with a constant gain. Since the Y value of the YUV data is the luminance value, it is used as grayscale data. VSYNC, HREF and PCLK is almost the same signals that are used for driving VGA. PCLK is the pixel clock and VSYNC is the same as the VSYNC in VGA. HREF is similar to HSYNC but it's high only when there is a pixel data transmitted not in the beginning of a new line. XCLK is an input of the camera and it determines the frequency of

the PCLK. XCLK is 24MHz which is the maximum input frequency of OV7670. RESET and PWDN pins are tied to locked signal of the clock generator to start the camera after the clock stabilizes.

#### 3. Servo motor modules

Since there is a need to aim the laser at a moving object, a system that can move the laser's direction is required. This system consists of two servo motors which are physically configured in a pan&tilt position. Over the tilt servo, a laser module is present. Which requires 5V input however, since it is too bright at 5V, 3.3V from Basys3 is fed into it.



Servos are called SG90 and it is 180 degrees rotatable cheap motors. According to a dubious source, they have a  $10\mu$ s dead bandwidth, which results in a precision of  $1.8^{\circ}$ . This precision decreases with lower voltages like 3.3V therefore 6V is fed to the motors from the voltage supply. Driving servos are quite simple: A PWM signal is fed to the signal pin of the servo. That PWM signal has a 20ms period and has a pulse width of between 1ms and 2ms. Pulse width of 1ms turns the servos all the way left and 2ms pulse width turns them all the way right. However, those are not exact values and vary for each servo motor. Therefore, if there is a need to use exact degrees as position data, modules must be calibrated using minimum and the maximum values of the servos before using. However, in this project every value is relative to each other as explained later therefore there is no need for servo calibration.

#### 4. Main computation modules

Basys3 retrieves data from the camera and saves it into its block memory. This part of the memory will be called frame buffer. Activated by a switch, the data from the camera is also saved into another part of the block memory. This part of the memory will be called initial frame.




Figure 1. Data from camera is distributed to initial frame and frame buffer (Some pins are removed for a clearer representation)

The BRAM modules are in simple dual port mode, meaning that it is always updated from the camera while the data inside is read. The reason for that is the outputted clock frequency from the camera is 24MHz while VGA frequency is 25MHz. The read address is changed when there is a need to output a pixel to VGA. The data outputs are subtracted then their absolute values are taken as the pixel data.




Figure 2. Data flow from memory to VGA (Some pins are removed for a clearer representation)

The next module is the module that is responsible from finding the middle point of all the pixels that have been changed. To find that, it simply calculates the arithmetic average of all the position vectors of changed pixels. However, since this requires all frame to be scanned, this calculation happens only once in a frame. Also, in order to show the location on the screen, the output is connected to VGA controller. VGA controller simply makes all the pixels in the line and the row whose index is the same as the middle point coordinates x and y white.




Figure 3. Calculating the position the middle point of every pixel that is changed (Some pins are removed for a clearer representation)

After finding the average point's pixel coordinates, it's necessary to convert it into real life coordinates such that it's sent into servo motors. To do this, a simple linear mapping formula is used:

$$x_{mapped} = (x - in_{min}) * (out_{max} - out_{min}) / (in_{max} - in_{min}) + out_{min}$$

Here,  $in_{min}$  and  $in_{max}$  are corresponding to 0 and 640 for x; 0 and 240 for y. However, output limits are more complicated. In order to obtain output limits, it's necessary to get servo position data when the laser is pointing at the edges of the camera's sight. This requires a precalibration before the actual system operation. After the limits of the servo are determined, they are passed to mapping module and the system is ready for object tracking. This is the reason why there is no need for extra servo calibration, every value given to the servos are relative to  $out_{max}$  and  $out_{min}$  values and their corresponding physical positions.




Figure 4. Calibration and screen coordinates to servo coordinates mapping (Some pins are removed for a clearer representation)

As can be seen in figure 4, the system's calibration state is determined by two switches. When one of them is zero, the corresponding min/max values are changing and servo position is determined by calibration module. The servo positions are changed with four buttons on Basys3 board then the values are set with switches. When both of the calibration switches are on, servos are driven directly from location mapper module which means system exits calibration mode and enters tracking mode.

#### **Borrowed code and libraries:**

• Xilinx Clocking Wizard IP

This IP is used for creating necessary clock frequencies for the system.

• Xilinx Block Memory Generator IP

This IP is used for creating frame buffer and initial frame memory blocks.

Xilinx Divider Generator IP

This IP is used for high-speed division.

• Xilinx Multiplier IP

This IP is used for high-speed multiplication.

Xilinx ODDR IP

This IP is used for telling Vivado to use clocking resources while outputting XCLK to camera.

• Tom Zheng's OV7670 I<sup>2</sup>C code. Retrieved from <a href="https://github.com/Tom-Zheng/OV7670\_to\_VGA\_FPGA">https://github.com/Tom-Zheng/OV7670\_to\_VGA\_FPGA</a> . (I2C\_OV7670\_RGB565\_Config2, I2C\_Controller2 and ov7670 init modules)

This code is used to initialize desired camera settings. Those settings are changed to completely different values for it to satisfy project's conditions. The code isn't written from the scratch due to the possibility of output conflict on inout pin SIOD. Therefore, it's determined to be safer to modify a sure-to-work code.

#### **Results**

The system is tested with stationary and moving targets with different speeds. For each case scenario, it's seen that the moving object is determined and aim on the screen successfully. However, due to used servos' imprecision and low resolution, there are dead zones where laser do not aim at. However, this is not a problem because the target was determined to be a human and the dead zones are less than 5cm at near 4m distance. This is well within our constraints of  $\pm 15$ cm. The camera has a viewing angle of 25 degrees which is a little less than desired 28 degrees however, extra few cm from that 3 degrees are determined as inconsequential.




Figure 5. Result of the system (Red dot is enlarged by editing)

For moving object test, the systems ability to response sudden movements and constant speed such as walking and running is tested. For walking, the target is aimed at successfully. For running, target is hit by laser multiple times however since servos couldn't react instantly, it wasn't a continues aim.




Figure 6. Servos are lagging behind in high speed movement even though VGA calculates the position correctly. (Red dot is enlarged by editing)


#### **Discussion**


It's seen that proposed system works perfectly at 30fps. However, this design does not run at its maximum speed. The speed is limited by primarily camera speed and VGA speed. For the camera, even if one that can output more than 30fps is used, it still wouldn't fully make use of parallelization of FPGA if the data is outputted from camera pixel by pixel. Also, higher resolutions are impossible to use with Basys3 due to memory constraints. The low viewing angle of the camera also constraints the trackable area. The most problematic part would be servo motors. For higher range(20-40m) the servo needs to have a less than 0.1° resolution. Such servos are only used for industrial purposes and very expensive.

For future work, VGA module may be removed or designed to work independently to not create a bottleneck at 6ofps. It's required to use higher quality camera with higher speed, wider viewing angle and higher quality for increased performance. To hold such amount of data, a better FPGA with more memory should be chosen. Instead of servo motors, stepper motors with microstepping capability should be used to get such high resolution. Also, for changing light conditions, an extra algorithm for updating the background frame is necessary. For the camera noise, it may be better to implement a Gaussian filter. Hardcoding calibration data may also be useful for a static camera and servo design.

# Appendices

# **Appendix A. Full RTL Schematic**





#### **Appendix B.** Original VHDL code

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity BrightestPoint is
    Port (
            i clk : in STD LOGIC;
            i clk VGA : in STD LOGIC;
            i address : in STD LOGIC VECTOR (17 downto 0);
            i data 1 : in STD LOGIC VECTOR (3 downto 0);
           i data 2 : in STD LOGIC VECTOR (3 downto 0);
           i_new_data : in STD_LOGIC;
           i_x : in STD_LOGIC_VECTOR (9 downto 0);
i_y : in STD_LOGIC_VECTOR (7 downto 0);
           o_coordinate_x : out STD_LOGIC_VECTOR (9 downto 0);
o_coordinate_y : out STD_LOGIC_VECTOR (7 downto 0)
           );
end BrightestPoint;
architecture Behavioral of BrightestPoint is
    COMPONENT divider
      PORT (
        aclk : IN STD LOGIC;
        s_axis_divisor_tvalid : IN STD_LOGIC;
        s axis divisor tdata : IN STD LOGIC VECTOR(23 DOWNTO 0);
        s axis dividend tvalid : IN STD LOGIC;
        s axis dividend tdata : IN STD LOGIC VECTOR(31 DOWNTO 0);
        m axis dout tdata : OUT STD LOGIC VECTOR(55 DOWNTO 0)
      );
    END COMPONENT;
    signal s count: unsigned(17 downto 0) := (others => '0');
    signal s result count: std logic vector(23 downto 0) := (others =>
'1');
    signal s totalX : unsigned(25 downto 0) := (others => '0');
    signal s result totalX, s result totalY : std logic vector(31 downto 0)
:= (others => '0');
    signal s totalY : unsigned(25 downto 0) := (others => '0');
    signal s coordinate x: std logic vector(55 downto 0);
    signal s coordinate y: std logic vector(55 downto 0);
begin
    o coordinate x \le s coordinate x(33 \text{ downto } 24);
    o coordinate y <= s coordinate y(31 downto 24);
    process(i clk VGA, i new data)
    begin
        if (rising edge(i clk VGA) and i new data = '1') then
             if i address = x"0000% "00" then
                 if s count > 100 then
                                                   --threshold
                     s_result_totalY <= "000000" &</pre>
std logic vector(s totalY);
                     s result totalX <= "000000" &
std logic vector(s_totalX);
                     s result count <= "000000" & std logic vector(s count);
                 end if;
                 s totalY <= (others => '0');
                 s totalX <= (others => '0');
                 s_count <= (others => '0');
```

```
else
               if abs(signed(i_data_1) - signed(i_data_2)) > 1 then --
threshold
                   s totalX <= s totalX + unsigned(i x);</pre>
                   s totalY <= s totalY + unsigned(i y);</pre>
                  s_count <= s_count + 1;</pre>
               end if;
           end if;
       end if;
   end process;
   u divider x : divider
   PORT MAP (
       aclk => i clk,
       s axis divisor tvalid => '1',
       s axis divisor tdata => s result count,
       s_axis_dividend_tvalid => '1',
       s_axis_dividend_tdata => s_result_totalX,
       m_axis_dout_tdata => s_coordinate_x
   );
   u_divider_y : divider
   PORT MAP (
       aclk => i_clk,
       s_axis_divisor_tvalid => '1',
       s_axis_divisor_tdata => s_result_count,
       s_axis_dividend_tvalid => '1',
       s_axis_dividend_tdata => s_result_totalY,
       m axis dout tdata => s coordinate y
   );
end Behavioral;-----
-- Company:
-- Engineer:
-- Create Date: 12/21/2019 01:26:51 PM
-- Design Name:
-- Module Name: calibrateServo - RTL
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
__
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
```

```
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity calibrateServo is
     Port ( i_clk : in STD_LOGIC;
             i_button_left : in STD_LOGIC;
             i_button_right : in STD_LOGIC;
             i_button_up : in STD LOGIC;
             i button down : in STD LOGIC;
             i_sw_set_topleft : in STD LOGIC;
             i sw set bottomright : in STD LOGIC;
             o servo x min : out STD LOGIC VECTOR (7 downto 0);
            o_servo_x_max : out STD_LOGIC_VECTOR (7 downto 0);
o_servo_y_min : out STD_LOGIC_VECTOR (7 downto 0);
o_servo_y_max : out STD_LOGIC_VECTOR (7 downto 0);
o_servo_y_max : out STD_LOGIC_VECTOR (7 downto 0);
o_servo_y_pos : out STD_LOGIC_VECTOR (7 downto 0)
end calibrateServo;
architecture RTL of calibrateServo is
     signal s_pos_x : STD_LOGIC_VECTOR(7 downto 0) := (others => '0');
     signal s pos y : STD LOGIC VECTOR(7 downto 0) := (others => '0');
begin
    o_servo_x_pos <= s_pos_x;</pre>
    o servo y pos <= s pos y;
    process(i clk)
    begin
         if rising edge(i clk) then
              if i_sw_set_topleft = '0' then
                   o_servo_x_min <= s_pos_x;
                   o_servo_y_min <= s_pos_y;
              end if;
              if i_sw_set_bottomright = '0' then
                   o servo x max <= s pos x;
                   o servo y max <= s pos y;
              end if;
         end if;
     end process;
     u button: entity work.button to pos(RTL)
    port map(
         i reset => '0',
         i clk => i clk,
         i button inc => i button left,
         i button dec => i button right,
         o pos \Rightarrow s pos x
    );
     u button2: entity work.button to pos(RTL)
    port map (
         i reset => '0',
         i clk => i clk,
         i button inc => i button down,
         i button dec => i button up,
         o pos => s pos y
    );
```

```
end RTL;
-- Company:
-- Engineer:
-- Create Date: 12/21/2019 12:00:10 AM
-- Design Name:
-- Module Name: locationMapper - RTL
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity locationMapper is
   Generic (
           G width : STD LOGIC VECTOR(31 downto 0)
           );
   Port
           i clk : in STD LOGIC;
           i pixel loc : in STD LOGIC VECTOR (9 downto 0);
           i servo max : in STD LOGIC VECTOR (7 downto 0);
           i servo min : in STD LOGIC VECTOR (7 downto 0);
           o servo loc : out STD LOGIC VECTOR (7 downto 0)
end locationMapper;
architecture RTL of locationMapper is
   COMPONENT mult_gen_0
       CLK : IN STD LOGIC;
       A : IN STD LOGIC VECTOR (9 DOWNTO 0);
       B: IN STD LOGIC VECTOR (31 DOWNTO 0);
       P: OUT STD LOGIC VECTOR(31 DOWNTO 0)
       );
   END COMPONENT;
   COMPONENT map divider
   PORT (
```

```
aclk : IN STD LOGIC;
        s_axis_divisor_tvalid : IN STD_LOGIC;
        s_axis_divisor_tdata : IN STD_LOGIC VECTOR(31 DOWNTO 0);
        s axis dividend tvalid : IN STD LOGIC;
        s_axis_dividend_tdata : IN STD_LOGIC VECTOR(31 DOWNTO 0);
       m_axis_dout_tdata : OUT STD_LOGIC_VECTOR(63 DOWNTO 0)
      );
   END COMPONENT;
    signal s_difference : std_logic_vector(31 downto 0);
    signal s_product : std_logic_vector(31 downto 0);
    signal s result : std logic vector(63 downto 0);
    signal s servo loc : std logic vector(31 downto 0);
begin
    s difference <= std logic vector(signed(x"000000" & i servo max) -
signed(x"000000" & i servo min)); --signed
    o servo loc <= s servo loc(7 downto 0);
    process(i clk)
   begin
        if rising edge(i clk) then
            s_servo_loc <= std_logic_vector(signed(s_result(63 downto 32))</pre>
+ signed(x"000000" & i servo min)); --should be unsigned
        end if;
    end process;
    u multiplier : mult gen 0
    PORT MAP (
       CLK => i_clk,
       A => i_pixel_loc, --unsigned
B => s_difference, --signed
       P => s product --signed
    );
    u divider : map divider
    PORT MAP (
       aclk => i clk,
       s_axis_divisor_tvalid => '1',
       s_axis_divisor_tdata => G_width,
       s_axis_dividend_tvalid => '1',
       s axis dividend tdata => s product,
       m axis dout tdata => s result
      );
end RTL;
______
-- Company:
-- Engineer:
-- Create Date: 11/26/2019 10:52:13 PM
-- Design Name:
-- Module Name: TopModule - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
```

```
-- Additional Comments:
_____
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity TopModule is
    Port ( i clk : in STD LOGIC;
          i snapshot : in STD LOGIC;
           i button left : in STD LOGIC;
           i button right : in STD LOGIC;
          i_button_up : in STD_LOGIC;
           i_button_down : in STD LOGIC;
           i_sw_set_topleft : in STD_LOGIC;
           i_sw_set_bottomright : in STD LOGIC;
           i_camera_VSYNC : in STD LOGIC;
           i camera HREF : in STD LOGIC;
           i camera data : in STD LOGIC VECTOR (7 downto 5);
           i_camera_pclk : in STD_LOGIC;
           i_global_reset : in STD LOGIC;
           i data pixel select : in STD LOGIC;
           io camera SIO D : inout STD LOGIC;
           o_camera_SIO_C : out STD_LOGIC;
           o_camera_xCLK : out STD LOGIC;
          o_camera_reset : out STD LOGIC;
          o_camera_pwdn : out STD_LOGIC;
          o VGA VSYNC : out STD LOGIC;
          o VGA HSYNC : out STD LOGIC;
          o VGA R : out STD LOGIC VECTOR(3 downto 0);
          o VGA G : out STD LOGIC VECTOR(3 downto 0);
           o VGA B : out STD LOGIC VECTOR(3 downto 0);
           o servo pwm x : out STD LOGIC;
           o servo pwm y : out STD LOGIC
           );
end TopModule;
architecture RTL of TopModule is
    COMPONENT oddr xCLK
        clk_in : IN STD LOGIC;
       clk_out : OUT STD LOGIC
    );
    END COMPONENT;
    component ClockController
   port(
     clk out1
                      : out
                               std logic;
                      : out std logic;
     clk out2
                      : out std logic;
     clk out3
                        : in std_logic;
     reset
```

```
: out std_logic;
: in std_logic
  locked
  clk_in1
  );
end component;
COMPONENT frameBuffer
PORT (
    clka : IN STD LOGIC;
    wea : IN STD LOGIC VECTOR(0 DOWNTO 0);
    addra: IN STD LOGIC VECTOR(17 DOWNTO 0);
    dina : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
    clkb : IN STD LOGIC;
    addrb : IN STD LOGIC VECTOR(17 DOWNTO 0);
    doutb : OUT STD LOGIC VECTOR(2 DOWNTO 0)
END COMPONENT;
COMPONENT initialFrame
PORT (
    clka : IN STD LOGIC;
    ena : IN STD LOGIC;
    wea : IN STD LOGIC VECTOR(0 DOWNTO 0);
    addra: IN STD LOGIC VECTOR(17 DOWNTO 0);
    dina : IN STD LOGIC VECTOR(2 DOWNTO 0);
    clkb : IN STD_LOGIC;
    addrb : IN STD_LOGIC_VECTOR(17 DOWNTO 0);
    doutb : OUT STD LOGIC VECTOR(2 DOWNTO 0)
    );
END COMPONENT;
COMPONENT ov7670 init
PORT (
   iCLK : in STD LOGIC;
   iRST N : in STD LOGIC;
    12C SCLK : out STD LOGIC;
    12C SDAT : inout STD LOGIC;
    Config Done : out STD LOGIC;
    12C RDATA : out STD LOGIC VECTOR(7 downto 0)
);
END COMPONENT;
-- CLOCKING SIGNALS BEGIN --
signal s locked : std logic;
signal s clk 24MHz : std logic;
signal s clk 25MHz : std logic;
signal s clk 100MHz : std logic;
-- CLOCKING SIGNALS END --
-- DATA CAPTURE SIGNALS BEGIN --
signal s pixel address : std logic vector(17 downto 0);
signal s pixel data : std logic vector(2 downto 0);
signal s write enable : std logic_vector(0 downto 0);
-- DATA CAPTURE SIGNALS END --
-- VGA SIGNALS BEGIN --
signal s frame pixel data : std logic vector(3 downto 0);
signal s frame pixel data1 : std logic vector(3 downto 0) := x"0";
signal s frame pixel data2 : std logic vector(3 downto 0) := x"0";
signal s frame pixel address : std logic vector(17 downto 0);
signal s VGA RGB : std logic vector(3 downto 0);
```

```
-- VGA SIGNALS END --
     -- DEBOUNCER SIGNALS BEGIN --
     signal s reset : std logic := '0';
     -- DEBOUNCER SIGNALS END --
     -- BRIGHTES POINT DETECTOR SIGNALS BEGIN --
     signal s_pixel_avg_y : std_logic_vector(7 downto 0);
     signal s_pixel_avg_x : std_logic_vector(9 downto 0);
     signal s_x : std_logic_vector(9 downto 0);
     signal s_y : std_logic_vector(7 downto 0);
     signal s_new_data : std logic;
     -- BRIGHTES POINT DETECTOR SIGNALS END --
     -- SERVO CALIBRATION SIGNALS BEGIN --
     signal s servo x min : STD LOGIC VECTOR (7 downto 0);
    signal s_servo_x_min : STD_LOGIC_VECTOR (7 downto 0);
signal s_servo_x_max : STD_LOGIC_VECTOR (7 downto 0);
signal s_servo_y_min : STD_LOGIC_VECTOR (7 downto 0);
signal s_servo_y_max : STD_LOGIC_VECTOR (7 downto 0);
signal s_calibration_x_pos : STD_LOGIC_VECTOR (7 downto 0);
signal s_calibration_y_pos : STD_LOGIC_VECTOR (7 downto 0);
     -- SERVO CALIBRATION SIGNALS END --
     -- LOCATION MAPPER SIGNALS BEGIN --
     \label{eq:signal_smapped_x_pos: STD_LOGIC_VECTOR(7 downto 0);} \\
     signal s_mapped_y_pos : STD_LOGIC_VECTOR(7 downto 0);
     -- LOCATION MAPPER SIGNALS END --
     -- SERVO DRIVER SIGNALS BEGIN --
     signal s_servo_x_pos : STD_LOGIC_VECTOR(7 downto 0);
     signal s_servo_y_pos : STD_LOGIC_VECTOR(7 downto 0);
     -- SERVO DRIVER SIGNALS END --
begin
     u ClockController : ClockController
     port map (
         clk_out1 => s_clk_24MHz,
         clk_out2 => s_clk_25MHz,
         clk out3 => s clk 100MHz,
         reset => '0',
         locked => s locked,
         clk in1 => i clk
     );
     o camera pwdn <= not s locked;
     o camera reset <= s locked;
     u DebouncedReset : entity work.DebouncedReset(RTL)
     port map (
         i clk => s clk 100MHz,
         i global reset => i global reset,
         o reset => s reset
     );
     u oddr : oddr_xCLK
     PORT MAP (
         clk_in => s_clk_24MHz, -- maybe increase later
         clk out => o camera xCLK
     );
     u CameraController : ov7670 init
    port map (
```

```
iRST N => s reset,
        iCLK => s_clk_100MHz,
        I2C SDAT => io camera SIO D,
        I2C SCLK => o camera SIO C
    );
    u CameraDataCapture : entity work.CameraDataCapture(RTL)
    port map (
        --i_fast_clk => s_clk_100MHz,
        i pixel clk => i camera pclk,
        i HREF => i camera HREF,
        i VSYNC => i camera VSYNC,
        i data => i camera data,
        i pixel select => i data pixel select,
        o address => s pixel address,
        o_pixel => s pixel data,
        o write enable => s write enable(0)
    );
    u frameBuffer : frameBuffer
    PORT MAP (
        clka => i camera pclk,
        wea => s_write_enable,
        addra => s_pixel_address,
        dina => s_pixel_data,
        clkb => s_clk_25MHz,
        addrb => s_frame_pixel_address,
       doutb => s frame pixel data1(2 downto 0)
    );
    u initial frame : initialFrame
    PORT MAP (
        clka => i_camera_pclk,
        wea => s_write_enable,
        addra => s_pixel_address,
        dina => s_pixel_data,
        ena => i snapshot,
        clkb \Rightarrow s clk 25MHz,
        addrb => s frame pixel address,
        doutb => s frame pixel data2(2 downto 0)
    s frame pixel data <= std logic vector(abs(signed(s frame pixel data1)
- signed(s frame pixel data2)));
    u VGAController : entity work.VGAController(RTL)
    port map(
        i VGA clk => s clk 25MHz,
        i pixel data => s frame pixel data(2 downto 0),
        i average x \Rightarrow s pixel avg x,
        i average y => s pixel avg y,
        o pixel address => s frame_pixel_address,
        o VGA RGB => s VGA RGB,
        o VGA_VSYNC => o_VGA_VSYNC,
        o_VGA_HSYNC => o_VGA_HSYNC,
        o new data => s new data,
       o x => s x,
       o_y => s_y
    );
```

```
o_VGA_R <= s_VGA_RGB;
o_VGA_G <= s_VGA_RGB;
o_VGA_B <= s_VGA_RGB;
u BrightestPoint: entity work.BrightestPoint(Behavioral)
port map (
    i_clk => s_clk_100MHz,
    i clk VGA => s_clk_25MHz,
    i_address => s_frame_pixel_address,
    i_data_1 => s_frame_pixel_data1,
    i data 2 => s frame pixel data2,
    i x => s x,
    i y => s y,
    i new data => s new data,
    o coordinate x \Rightarrow s pixel avg x,
    o coordinate y => s pixel avg y
);
u calibrateServo : entity work.calibrateServo(RTL)
Port map (
  i clk => s clk 100MHz,
   i button left => i button left,
  i_button_right => i_button right,
   i_button_up => i_button_up,
   i_button_down => i_button_down,
   i_sw_set_topleft => i_sw_set_topleft,
   i_sw_set_bottomright => i_sw_set_bottomright,
   o servo x min => s servo x min,
   o servo x max => s servo x max,
  o_servo_y_min => s_servo_y_min,
  o_servo_y_max => s_servo_y_max,
  o servo x pos => s calibration x pos,
   o_servo_y_pos => s_calibration_y_pos
);
u_locationMapper_x : entity work.locationMapper(RTL)
Generic map (
   G width => x"00000280" --640
Port map (
   i clk => s clk 100MHz,
    i pixel loc => s pixel avg x,
    i servo max => s servo x max,
    i servo min => s servo x min,
    o servo loc => s mapped x pos
u locationMapper y : entity work.locationMapper(RTL)
Generic map (
    G \text{ width } => x"000000f0" --240
Port map (
    i clk => s clk 100MHz,
    i_pixel_loc(9 downto 8) => "00",
    i pixel loc(7 downto 0) => s pixel avg y,
    i_servo_max => s_servo_y_max,
    i servo min => s servo y min,
    o_servo_loc => s_mapped_y_pos
);
```

```
with std_logic_vector'(i_sw_set_topleft&i_sw_set_bottomright) select
s servo x pos <=
       s_{calibration_x_pos} when "01"|"10"|"00",
       s mapped x pos when others;
   with std logic vector'(i sw set topleft&i sw set bottomright) select
s_servo_y_pos <=
       s_{calibration_y_pos} when "01"|"10"|"00",
       s_mapped_y_pos when others;
    u servo x : entity work.servo(RTL)
   port map(
       i_clk => s_clk_100MHz,
       i pos => s servo x pos,
       o pwm => o servo pwm x
   );
   u servo y : entity work.servo(RTL)
   port map(
       i_clk => s_clk_100MHz,
       i_pos => s_servo_y_pos,
       o pwm => o servo pwm y
end RTL;
-- Company:
-- Engineer:
-- Create Date: 11/26/2019 10:52:13 PM
-- Design Name:
-- Module Name: VGA - Behavioral
-- Project Name:
-- Target Devices:
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
______
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
```

```
entity VGA is
    Port ( i_clk : in STD_LOGIC;
          o VSYNC : out STD LOGIC := '1';
          o HSYNC : out STD LOGIC := '1';
           o active area : out STD LOGIC);
end VGA;
architecture RTL of VGA is
    signal s_HCounter : unsigned(9 downto 0) := (others=> '0');
    signal s_VCounter : unsigned(9 downto 0) := (others=> '0');
    signal s_VActive : STD_LOGIC := '1';
    signal s HActive : STD LOGIC := '1';
begin
    o active area<= s VActive and s HActive;
    process(i clk)
    begin
       if rising edge(i clk) then
           s HCounter <= s HCounter + 1;</pre>
           s HActive <= '0';
           if s HCounter = 0 then
               s VCounter <= s Vcounter + 1;
               s_VActive <= '0';
               if s_{VCounter} < 480 then
                   s_VActive <= '1';
               elsif s VCounter < 490 then
               elsif s VCounter < 492 then
                   o_VSYNC <= '0';
               elsif s VCounter < 525-1 then
                   o VSYNC <= '1';
                   s_VCounter <= (others => '0');
               end if;
           end if;
           if s_{HCounter} < 640 then --check numbers, may be wrong
               s HActive <= '1';
           elsif s HCounter < 656 then
           elsif s HCounter < 752 then
               o HSYNC <= '0';
           elsif s HCounter < 800-1 then
               o HSYNC <= '1';
               s HCounter <= (others=> '0');
       end if;
    end process;
end RTL;
______
-- Company:
-- Engineer:
-- Create Date: 11/30/2019 05:14:02 PM
-- Design Name:
-- Module Name: VGAController - Behavioral
-- Project Name:
-- Target Devices:
```

```
-- Tool Versions:
-- Description:
-- Dependencies:
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
_____
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
use IEEE.NUMERIC STD.ALL;
-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;
entity VGAController is
    Port ( i_VGA_clk : in STD_LOGIC;
           i_pixel_data : in STD_LOGIC_VECTOR(2 downto 0);
           i_average_x : in STD_LOGIC_VECTOR(9 downto 0);
           i_average_y : in STD_LOGIC_VECTOR(7 downto 0);
           o pixel address : out STD LOGIC VECTOR(17 downto 0); --This may
be wrong, simulate!
           o VGA RGB : out STD LOGIC VECTOR(3 downto 0);
           o VGA VSYNC : out STD LOGIC;
           o VGA HSYNC : out STD LOGIC;
           o_x : out STD_LOGIC_VECTOR(9 downto 0);
           o_y : out STD_LOGIC_VECTOR(7 downto 0);
           o_new_data : out std_logic);
end VGAController;
architecture RTL of VGAController is
signal s VSYNC : STD LOGIC := '0';
signal s HSYNC : STD LOGIC := '0';
signal s active area : STD LOGIC := '0';
signal s address : unsigned(17 downto 0) := (others => '1');
signal s pixelCounter : unsigned(11 downto 0) := x"280";
signal s RGB : STD LOGIC VECTOR(3 downto 0);
signal s x : unsigned(9 downto 0) := (others => '1');
signal s y : unsigned(7 downto 0) := (others => '0');
signal s double line : std logic := '1';
begin
    u VGA : entity work.VGA(RTL)
    port map (
        i_clk => i VGA clk,
        o VSYNC => s_VSYNC,
        o HSYNC => s_HSYNC,
        o active area => s active area
    );
    o new data <= s active area and s double line;
    o VGA VSYNC <= s VSYNC;
```

```
o VGA HSYNC <= s HSYNC;
    s_RGB <= i_pixel_data & '0';</pre>
    o pixel address <= std logic vector(s address);
    o x <= std logic vector(s x);
    o_y <= std_logic_vector(s_y);</pre>
    process(i_VGA_clk)
    begin
        if rising_edge(i_VGA_clk) then
            if s_active_area = '1' then
                s_address <= s_address + 1; --Might be a good idea to see
whether or not this exceeds the threshold...
                s x \le s x + 1;
                o VGA RGB <= s RGB;
                if std logic vector(s_x) = i_average_x or
std logic vector(s y) = i average y then
                    o VGA RGB <= (others => '1');
                end if;
                s pixelCounter <= s pixelCounter + 1;</pre>
                if s pixelCounter = 1279 then
                     s address <= s address - 639;
                     --s x <= (others => '1');
                     s pixelCounter <= (others => '0');
                end if;
            else
                if s_x > 0 then
                     s_x <= (others => '0');
                     s_double_line <= not s_double_line;</pre>
                     if s double line = '0' then
                        s y \le s y + 1;
                     end if;
                end if;
                o VGA RGB <= (others => '0');
                if s VSYNC = '0' then
                     s_address <= (others => '0');
                     s_x \ll (others => '0');
                     s_y \ll (others => '0');
                end if;
            end if;
        end if;
    end process;
```

end RTL;