Quad 2-input NAND gate

74HC00; 74HCT00

FEATURES

- Complies with JEDEC standard no. 8-1A
- · ESD protection:

HBM EIA/JESD22-A114-A exceeds 2000 V MM EIA/JESD22-A115-A exceeds 200 V

• Specified from -40 to +85 °C and -40 to +125 °C.

DESCRIPTION

The 74HC00/74HCT00 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC00/74HCT00 provide the 2-input NAND function.

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 \, ^{\circ}C$; $t_r = t_f = 6 \, \text{ns}$.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
STIVIBUL			74HC00	74HCT00	UNII
t _{PHL} /t _{PLH}	propagation delay nA, nB to nY	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$	7	10	ns
Cı	input capacitance		3.5	3.5	pF
C _{PD}	power dissipation capacitance per gate	notes 1 and 2	22	22	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \Sigma (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts;

N = total load switching outputs;

 $\Sigma(C_L \times V_{CC}^2 \times f_o)$ = sum of the outputs.

2. For 74HC00 the condition is $V_I = GND$ to V_{CC} .

For 74HCT00 the condition is $V_I = GND$ to $V_{CC} - 1.5 V$.

FUNCTION TABLE

See note 1.

INF	OUTPUT	
nA	nB	nY
L	L	Н
L	Н	Н
Н	L	Н
Н	Н	L

Note

1. H = HIGH voltage level;

L = LOW voltage level.

2003 Jun 30 2

Philips Semiconductors Product specification

Quad 2-input NAND gate


74HC00; 74HCT00

ORDERING INFORMATION

	PACKAGE					
TYPE NUMBER	TEMPERATURE RANGE	PINS	PACKAGE	MATERIAL	CODE	
74HC00N	–40 to +125 °C	14	DIP14	plastic	SOT27-1	
74HCT00N	-40 to +125 °C	14	DIP14	plastic	SOT27-1	
74HC00D	-40 to +125 °C	14	SO14	plastic	SOT108-1	
74HCT00D	-40 to +125 °C	14	SO14	plastic	SOT108-1	
74HC00DB	-40 to +125 °C	14	SSOP14	plastic	SOT337-1	
74HCT00DB	-40 to +125 °C	14	SSOP14	plastic	SOT337-1	
74HC00PW	-40 to +125 °C	14	TSSOP14	plastic	SOT402-1	
74HCT00PW	-40 to +125 °C	14	TSSOP14	plastic	SOT402-1	
74HC00BQ	-40 to +125 °C	14	DHVQFN14	plastic	SOT762-1	
74HCT00BQ	–40 to +125 °C	14	DHVQFN14	plastic	SOT762-1	

PINNING

PIN	SYMBOL	DESCRIPTION
1	1A	data input
2	1B	data input
3	1Y	data output
4	2A	data input
5	2B	data input
6	2Y	data output
7	GND	ground (0 V)
8	3Y	data output
9	3A	data input
10	3B	data input
11	4Y	data output
12	4A	data input
13	4B	data input
14	V _{CC}	supply voltage



2003 Jun 30 3

Philips Semiconductors Product specification

Quad 2-input NAND gate

74HC00; 74HCT00






Fig.3 Logic diagram (one gate).





2003 Jun 30 4