


A decorative banner featuring the word "INDEX" in large, bold, blue letters. Each letter is contained within a separate, slightly tilted white rectangular card. The letters are arranged horizontally from left to right, with a small gap between each card.

NAME: Raghunath STD.: _____ SEC.: _____ ROLL NO.: _____ SUB.: _____

Practical - 1

Aim :- To study half adder and full adder and write verilog code for the same.

1. Half adder :-



Truth table :-

Inputs		Outputs	
A	B	Sum (S)	Carry (C)
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

* Behaviour - level modeling :-

module half adder (s,c,a,b);

input a,b;

output s,c;

reg s,c;

always @ (a or b)

begin

$$s = a \wedge b;$$

$$c = a \wedge b;$$

end
end module

* Dataflow modeling

```
module halfadder (s,c,a,b);
  input a,b;
  output s,c;
  assign s=a^b;
  assign c=a&b;
endmodule
```

* Gate-level modeling

```
module halfadder (s,c,a,b);
  input a,b;
  output s,c;
  xor G1 (s,a,b);
  and G2 (c,a,b);
endmodule
```

* K-Map

A \ B	00	01	10	11
0	0	0	0	1
1	0	1	0	1


$$C = AB$$

for carry

A \ B	00	01	10	11
0	0	0	0	1
1	1	0	1	1

$$C = AB' + BA' = A \oplus B$$

* Full adder



* Truth Table

Input			Output	
A	B	Cin	Sum(s)	Carry (c)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

* Gate-level modeling

```

module FullAdder ( s, c, A, B, Cin );
    input A, B, Cin;
    output S, C;
    wire W1, W2, W3;
    xor G1 (W1, A, B);
    xor G2 (S, W1, Cin);
    and G3 (W2, W1, Cin);
    and G4 (W3, A, B);
    or G5 (C, W2, W3);
endmodule

```

* Dataflow modeling

```

module FullAdder ( s, c, A, B, Cin );
    input A, B, Cin;
    output S, C;
    assign C = A & B | A & Cin | B & Cin;
    assign S = ~A & ~B & Cin | ~A & B & ~Cin | A & ~B & ~Cin | A & B & Cin;
endmodule

```

* Behaviour level

```

module FullAdder ( s, c, A, B, Cin );
    input A, B, Cin;
    output S, C;
    reg S, C;
    always @ ( A or B or Cin );
        begin
            S = ~A & ~B & Cin | ~A & B & ~Cin | A & ~B & ~Cin | A & B & Cin;
            C = A & B | A & Cin | B & Cin;
        end
endmodule

```

$$C = A \& B | A \& C_{in} | B \& C_{in};$$

end
endmodule

* Kr MAP

A	BC _{in}			
	00	01	11	10
0	0	0	1	0
1	0	1	1	1

For carry

$$C = AB + AC_{in} + BC_{in}$$

For Sum


A	BC _{in}			
	00	01	11	10
0	0	1	0	0
1	1	0	1	0

$$S = A'B'C_{in} + A'B'C_{in}' + AB'C_{in}' + ABC_{in}$$

Practical - 2

Aim :- 4×1 Multiplexer

Theory :- 4×1 multiplexer has 4 inputs I_3, I_2, I_1, I_0 and 2 selection lines S_1, S_0 and one output.

Block diagram :-Truth Table :-


S_1	S_0	I_3	I_2	I_1	I_0	y
0	0	0	0	0	1	I_0
0	1	0	0	1	0	I_1
1	0	0	1	0	0	I_2
1	1	1	0	0	1	I_3

Selection lines		Output
S_1	S_0	y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

From the truth table

$$Y = \bar{S}_1 \bar{S}_0 I_0 + \bar{S}_1 S_0 I_1 + S_1 \bar{S}_0 I_2 + S_1 S_0 I_3$$

* Circuit diagram



* Detailed modeling

module MUX($I_0, I_1, I_2, I_3, S_0, S_1, y$);

input $I_0, I_1, I_2, I_3, S_0, S_1$;

output y ;

assign $y = \neg S_1 \& \neg S_0 \& I_0 \mid \neg S_1 \& S_0 \& I_2 \mid S_1 \& \neg S_0 \& I_2 \mid$

$S_1 \& S_0 \& I_3$;

endmodule

* Behaviour modeling

```

module MUX (S0, S1, I0, I1, I2, I3, Y);
  input I0, I1, I2, I3, S0, S1;
  output Y;
  reg Y;
  always @ (I0 or I1 or I2 or I3 or S0 or S1)
    begin
      Y = ~S1 & ~S0 & I0 | ~S1 & S0 & I1 | S1 & ~S0 & I2 |
          S1 & S0 & I3;
    end
endmodule


```

* Gate level

```

module MUX (S0, S1, I0, I1, I2, I3, Y);
  input I0, I1, I2, I3, S0, S1;
  output Y;
  wire W1, W2, W3, W4, W5, W6;
  not G1 (W1, S1);
  not G2 (W2, S0);
  and G3 (W3, W1, W2, I0);
  and G4 (W4, W1, S0, I1);
  and G5 (W5, S1, W2, I2);
  and G6 (W6, S1, S0, I3);
  or G7 (Y, W3, W4, W5, W6);
endmodule

```



Selection input Output

S_1	S_0	y_3	y_2	y_1	y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

Refer
28/02/2020

$$y_3 = S_1 S_0 \bar{I}$$

$$y_2 = S_1 \bar{S}_0 \bar{I}$$

$$y_1 = \bar{S}_1 S_0 \bar{I}$$

$$y_0 = \bar{S}_1 \bar{S}_0 \bar{I}$$

* Dataflow modeling

module DMUX(I, S_0, S_1, A, B, C, D);

input I, S_1, S_0 ;

output A, B, C, D ;

assign $D = S_1 \& S_0 \& \bar{I}$;

assign $C = S_1 \& \neg S_0 \& \bar{I}$;

assign $B = \neg S_1 \& S_0 \& \bar{I}$;

assign $A = \neg S_1 \& \neg S_0 \& \bar{I}$;

endmodule

* Behaviour modeling

module DMUX (I, S_0, S_1, A, B, C, D);
 input I, S_0, S_1 ;
 output A, B, C, D ;
 reg A, B, C, D ;
 always @ (I or S_0 or S_1)
 begin

$$D = S_1 \& S_0 \& I;$$

$$C = S_1 \& \neg S_0 \& I;$$

$$B = \neg S_1 \& S_0 \& I;$$

$$A = \neg S_1 \& \neg S_0 \& I;$$


end

endmodule

* Gate level modeling

module DMUX (I, S_0, S_1, A, B, C, D);
 input I, S_0, S_1 ;
 output A, B, C, D ;
 wire W_1, W_2 ;
 not $G_1 (W_1, S_1)$;
 not $G_2 (W_2, S_0)$;
 and $G_3 (R^D, S, A, S_0, I)$;
 and $G_4 (R^C, S, I, W_2, S_1)$;
 and $G_5 (R^B, W_1, S_0, I)$;
 and $G_6 (R^A, W_1, W_2, I)$;
 or $G_7 ($


* Circuit Diagram



Practical - 3

Aim :- To study SR Flip Flop, JK Flip Flop, T-Flip Flop

* SR Flip-Flop



~~0 1 0 1 1 0~~

$Q_n \quad S \quad R$

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

Q_{n+1}

0

0,

1

Intermediate / x

1

0

1

Intermediate / x

Reset ~~0 0 0~~

} Toggle

Behavioural

```

module SR ( s, r, clk, reset, q, q-bar );
  input s, r, clk, reset;
  output q, q-bar;
  always @ (posedge clk)
    begin
      if (reset)
        begin
          q = 1'b0;
          q-bar = 1'b1;
        end
      end
    
```

~~OR verified
or f18, f19, f20,
218, 2118~~

```

else
begin
  case ({s, r})
    {1'b0, 1'b0}:
      begin
        q = q;
        q-bar = q-bar;
      end
    
```

{1'b0, 1'b1}:

begin

q = 1'b0;

q-bar = 1'b1;

end

{1'b1, 1'b0}:

begin

q = 1'b1;

q-bar = 1'b0;


{1'b1, 1'b1}:

begin

q = x;

q-bar = x;

♦ JK Flip-Flop



C	J	K	Q	Q̄	Q̄n	Q̄n
↑	0	0	0	1	1	1
↑	0	1	0	1	0	0
↑	1	0	0	1	1	1
↑	1	1	?	?	1	1
↑	1	1	1	0	0	0

No change
Reset
Set
Toggle

Behavioural

```

module jf(j,k, clk, reset, q, q-bar);
input j, k, clk, reset;
output q, q-bar;
reg q, q-bar;
always @ (posedge clk)
begin
  if (reset)
    begin
      q = 2'b0;
      q-bar = 2'b1;
    end
  else
    begin
      q = j & ~k;
      q-bar = ~j & k;
    end
end
endmodule

```

end

else

begin

case ({j, k})

{1'b0, 1'b0} :

begin ~~q = q;~~ $q = q;$ $q_{-bar} = q-bar;$

end

{1'b0, 1'b1} :

begin

 $q = 1'b0;$ $q_{-bar} = 1'b1;$

end

{1'b1, 1'b0} :

begin

 $q = 1'b1;$ $q_{-bar} = 1'b0;$

end

{1'b1, 1'b1} :

begin

 $q = \neg q;$ $q_{-bar} = \neg q-bar;$

end


endcase

end

end

endmodule

* T flip-flop



~~Q1/Q2
21/5/21/11/8.~~

T	Q_n	Q_{n+1}
0	0	0
1	1	0
0	0	1
1	0	1

Behavioural

```

module tf (T, clk, reset, q, q-bar);
  input t, clk, reset;
  output q, q-bar;
  reg q, q-bar;
  always @ (posedge clk)
    begin
      if (reset)
        begin
          q = 1'b0;
          q-bar = 1'b1;
        end
      else
    end
  
```

```

begin
  case [ft]
    {1'b0}
      q = q';
      q-bar = q-bar';
    {1'b1}
      q = ~q;
      q-bar = ~q-bar;
  end
end
endmodule

```

* Test bench O (sr)

```

module
  reg s, k, clk, reset;
  wire q, q-bar;

```

sr init (

- s(s);
- k(k);
- clk(clk);
- reset(reset);
- q(q);
- q-bar(q-bar);

);

initial begin

s = 1'b0;

r = 1'b0;

reset = 1;

clk = 1;

100

```
reset = 0;
s = 1'b0;
r = 1'b1;
```

100

```
reset = 0;
s = 1'b1;
r = 1'b0;
```

100

```
reset = 0;
s = 1'b1;
r = 1'b1;
```

100

```
reset = 0;
s = 1'b0;
```

end

```
always #5 clk <= ~clk;
endmodule
```

* Test bench (jk)

```
module jk_tb;
reg j, k, clk, reset;
wire q, q-bar;
```

```
jk uut(
    j(j);
    k(k);
    clk(clk);
    reset(reset);
    q(q));
```

q-bar (q-bar);

); initial begin

j = 1'b0;

k = 1'b0;

reset = 1;

clk = 1;

100

reset = 0;

j = 1'b0;

k = 1'b1;

100

reset = 0;

j = 1'b1;

k = 1'b0;

100

reset = 0;

j = 1'b1;

k = 1'b1;

CNT

* always # 5 clk <= ~clk;

endmodule

* Test bench (t)

```
module tod bF_tb;  
    reg t, clk, reset;  
    wire q, q-bar;
```

```
t uut;
```

```
t(t);  
clk(clk);  
reset(reset);  
q(q);  
q-bar(q-bar);  
};
```

```
initial begin  
    t = 1'b0;  
    reset = 1;  
    clk = 1;
```


```
# 100
```

```
t = 1'b1;
```

always #5 clk <= ~clk;

endmodule

* D - Flip Flop



Clk	D	Present state	Next state	State
↑	0	0	0	Reset
↑	0	1	0	Reset
↑	1	0	1	Set
↑	1	1	1	Set
↓	x	Qn	Qn	No change

* Behavioural

```
moduledff-async-reset(data, clk, reset, q);
input data, clk, reset;
output q;
reg q;
always @ (posedge clk or negedge reset)
if (~reset)
begin
q <= 1'b0;
end
else begin
```

```

q <= data;
end
endmodule

```

* Test bench

```

module dff_asyn_reset_tb;
reg clk;
reg reset;
reg d;

```

```
wire q;
```

```
wire qb;
```

dff_asyn_reset

```
dflipflop (.clk(clk), .reset(reset),
            .d(d), .q(q), .q_bar(qb))
```

initial

```
begin
$monitor (clk, q, d, qb, reset);
```

```
q = 5'b0;
```

```
reset = 1;
```

```
clk = 1;
```

```
#10
```

```
reset = 0;
```

```
d = 1'b1;
```

```
#100
```

```
reset = 0;
```

```
d = 1'b0;
```

```
#100
```

```
reset = 0;
```

```
d = 1'b1;
```

#100
reset = 2;
 $d = 2'b2;$
end
always #25 $clk \leftarrow \neg clk;$
endmodule

Practical-4

Aim :- To design and simulate up/down counter

⇒ Truth table

Clock Pulse

No.

0

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

Counter output at Q

	Q_0	Q_1	Q_2	Q_3	
0	0	0	0	0	0
1	0	0	0	0	1
2	0	0	0	1	0
3	0	0	0	1	1
4	0	0	1	0	0
5	0	0	1	0	1
6	0	1	0	1	0
7	0	1	0	1	1
8	1	0	0	0	0
9	1	0	0	0	1
10	1	0	0	1	0
11	1	0	0	1	1
12	1	1	0	0	0
13	1	1	0	0	1
14	1	1	0	1	0
15	1	1	0	1	1

* Behavioural :-

```

module UP-DOWN-COUNTER ( COUNT, CLK, UP-DOWN, RESET);
  input CLK, UP-DOWN, RESET;
  output [3:0] COUNT;
  reg [3:0] COUNT = 0;
  always @ (posedge CLK or posedge RESET)
    begin
      if (RESET == 1)
        COUNT <= 0;
      else
        if (UP-DOWN == 1)
          if (COUNT == 15)
            COUNT <= 0;
          else
            COUNT <= COUNT + 1;
        else
          if (COUNT == 0)
            COUNT <= 15;
          else
            COUNT <= COUNT - 1;
    end
endmodule

```

QTP
 Verilog
 CS102
 12.10.22
 21.BIN 1118

* Test Bench

Module UP-DOWN-COUNTER-TB;

reg CLK, RESET;

reg UP-DOWN;

reg;

wire [3:0] COUNT;

UP-DOWN-COUNTER uut \$ (

- COUNT(COUNT),

- CLK(CLK),

- UP-DOWN(UP-DOWN),

- RESET(RESET));

initial CLK=0;

always #10 CLK = ~CLK;

initial begin

RESET = 0; UP-DOWN = 1;



#400

UP-DOWN = 0;

#400

end


end module



J ₁	Q ₁	GND	K ₂	Q ₂	Q ₃	
14	0	12	11	10	9	8
1	2	3	4	5	6	7
CLK, CLR, V _C , CLR, J ₂						

(SV)

7473



0 1 2
1 2 3 4 5 6 7
2 3 4 5 6 7 8 9
2 3 4 5 6 7 8 9 10 11 12 13 14

Practical - 3

Aim :- To design and simulate PISO shift register

* Behavioural

```
module PISO (clk, D, Q, shift-load);
    input clk, shift-load;
    input [3:0] D;
    output Q;
    reg Q;
    reg [3:0] temp;
    always @ (posedge clk)
        begin
            if (shift-load == 1'b0)
                begin
                    if (Q <= 1'b0);
                        temp <= 0;
                    end
                end
            else
                begin
                    Q = temp[0];
                    temp <= temp >> 1'b1;
                end
        end
endmodule
```

Module PISO - To ;
 reg CLK, shift-load;
 reg [3:0] D;
 wire Q;
 PISO uut (. CLK(CLK),
 • D(D),
 • Q(Q),
 • Shift-load(shift-load));

initial clk = 1'b1';

always @ #100 CLK = ~CLK;

initial begin

D = 4'b1101;

shift-load = 1'b0;

#200;

shift-load = 1'b1;

#1000;

D = 4'b1001; shift-load = 1'b0;

#200

shift-load = 1'b1;

#1000 \$stop;

21B AQ1118

O P

Verif.


Shift register

end module

O P

Clock pulse number	Shift/Load	Parallel data input	serial data		
	D ₃	D ₂	D ₁	D ₀	Q
1	0	1	1	0	1
2	1	1	1	0	1
3	1	0	1	1	0
4	1	0	0	1	1
5	1	0	0	0	1
6	1	0	0	0	0
7	1	0	0	0	0
8	0	1	0	0	1
9	1	1	0	0	1
10	1	0	1	0	0
11	1	0	0	1	0
12	1	0	0	0	1
13	1	0	0	0	0

\rightarrow Source



SIPD

