


Recap

- Floating Point
- Memory Layout
- Buffer Overflow

Recap: Programming with SSE3


XMM Registers

- 16 total, each 16 bytes
- 16 single-byte integers
- 8 16-bit integers
- 4 32-bit integers
- 4 single-precision floats
- 2 double-precision floats
- 1 single-precision float
- 1 double-precision float




Recap: Scalar & SIMD Operations


Scalar Operations: Single Precision



SIMD
 Operations:
 Single
 Precision



Scalar Operations: Double Precision




Recap: x86-64 Linux Memory Layout

not drawn to scale

8MB

Stack

- Stack
 - Runtime stack (8MB limit)
 - E. g., local variables
- Heap
 - Dynamically allocated as needed
 - When call malloc(), calloc(), new()
- Data
 - Statically allocated data
 - E.g., global vars, static vars, string constants
- Text / Shared Libraries
 - Executable machine instructions
 - Read-only



00007FFFFFFFFF


Hex Address

Recap: Memory Referencing Bug Example

```
typedef struct {
  int a[2];
  double d;
} struct_t;
```

```
fun(0) → 3.14
fun(1) → 3.14
fun(2) → 3.1399998664856
fun(3) → 2.00000061035156
fun(4) → 3.14
fun(6) → Segmentation fault
```


Explanation:



Recap: Malicious Use of Buffer Overflow

```
void foo(){
  bar();
A:... return address A
}
```

```
int bar() {
  char buf[64];
  gets(buf);
  ...
  return ...;
}
```



Stack after call to gets()

- Input string contains byte representation of executable code
- Overwrite return address A with address of buffer B
- When bar() executes ret, will jump to exploit code

COMP201 Topic 7: How does the memory system is organized as a hierarchy of different storage devices with unique capacities?

Plan for Today

- The memory abstraction
- Storage technologies and trends
- Locality of reference
- The memory hierarchy
- Cache basics
- Cache organization

Disclaimer: Slides for this lecture were borrowed from

- —Randal E. Bryant and David R. O'Hallaroni's CMU 15-213 class
- —Porter Jones' UW CSE 351 class

Lecture Plan

- The memory abstraction
- Storage technologies and trends
- Locality of reference
- The memory hierarchy
- Cache basics
- Cache organization

Writing & Reading Memory

Write


- -Transfer data from CPU to memory movq %rax, 8(%rsp)
- "Store" operation

Read

- -Transfer data from memory to CPU movq 8(%rsp), %rax
- "Load" operation


Traditional Bus Structure Connecting CPU and Memory

- A bus is a collection of parallel wires that carry address, data, and control signals.
- Buses are typically shared by multiple devices.




Memory Read Transaction (1)

• CPU places address A on the memory bus.




Memory Read Transaction (2)

• Main memory reads A from the memory bus, retrieves word x, and places it on the bus.




Memory Read Transaction (3)

• CPU read word x from the bus and copies it into register %rax.




Memory Write Transaction (1)

• CPU places address A on bus. Main memory reads it and waits for the corresponding data word to arrive.




Memory Write Transaction (2)

CPU places data word y on the bus.



Memory Write Transaction (3)

• Main memory reads data word y from the bus and stores it at address A.



Lecture Plan

- The memory abstraction
- Storage technologies and trends
- Locality of reference
- The memory hierarchy
- Cache basics
- Cache organization

SRAM vs DRAM Summary

	Trans. per bit	Access time	Needs refresh?	Need EDC?	Cost	Applications
SRAM	4 or 6	1X	No	Maybe	100X	Cache memories
DRAM	1	10X	Yes	Yes	1X	Main memories, frame buffers

EDC: Error detection and correction


Trends

- SRAM scales with semiconductor technology
 - Reaching its limits
- DRAM scaling limited by need for minimum capacitance
 - Aspect ratio limits how deep can make capacitor
 - Also reaching its limits

Enhanced DRAMs


- Operation of DRAM cell has not changed since its invention
 - Commercialized by Intel in 1970.
- DRAM cores with better interface logic and faster I/O:
 - Synchronous DRAM (SDRAM)
 - Uses a conventional clock signal instead of asynchronous control
 - Double data-rate synchronous DRAM (DDR SDRAM)
 - Double edge clocking sends two bits per cycle per pin
 - Different types distinguished by size of small prefetch buffer:
 - DDR (2 bits), DDR2 (4 bits), DDR3 (8 bits), DDR4 (16 bits)
 - By 2010, standard for most server and desktop systems
 - Intel Core i7 supports DDR3 and DDR4 SDRAM

I/O Bus



Storage Technologies

Nonvolatile (Flash) Memory



- Store as persistent charge
- Implemented with 3-D structure
 - 100+ levels of cells
 - 3 bits data per cell

Magnetic Disks



- Store on magnetic medium
- Electromechanical access

Disk Access Time Example

Given:

- Rotational rate = 7,200 RPM
- Average seek time = 9 ms.
- Avg # sectors/track = 400.


Derived:

- Tavg rotation = $1/2 \times (60 \text{ secs}/7200 \text{ RPM}) \times 1000 \text{ ms/sec} = 4 \text{ ms.}$
- Tavg transfer = $60/7200 \text{ RPM} \times 1/400 \text{ secs/track} \times 1000 \text{ ms/sec} = 0.02 \text{ ms}$
- Taccess = 9 ms + 4 ms + 0.02 ms

Important points:

- Access time dominated by seek time and rotational latency.
- First bit in a sector is the most expensive, the rest are free.
- SRAM access time is about 4 ns/doubleword, DRAM about 60 ns
 - Disk is about 40,000 times slower than SRAM,
 - 2,500 times slower than DRAM.

Solid State Disks (SSDs)



- Pages: 512KB to 4KB, Blocks: 32 to 128 pages
- Data read/written in units of pages.
- Page can be written only after its block has been erased
- A block wears out after about 100,000 repeated writes.

SSD Tradeoffs vs Rotating Disks

Advantages

No moving parts > faster, less power, more rugged

Disadvantages


- Have the potential to wear out
 - Mitigated by "wear leveling logic" in flash translation layer
 - E.g. Samsung 940 EVO Plus guarantees 600 writes/byte of writes before they wear out
 - Controller migrates data to minimize wear level
- In 2019, about 4 times more expensive per byte
 - And, relative cost will keep dropping


Applications

- MP3 players, smart phones, laptops
- Beginning to appear in desktops and servers

The CPU-Memory Gap

The gap widens between DRAM, disk, and CPU speeds.





Locality to the Rescue!

• The key to bridging this CPU-Memory gap is a fundamental property of computer programs known as locality

Lecture Plan


- The memory abstraction
- Storage technologies and trends
- Locality of reference
- The memory hierarchy
- Cache basics
- Cache organization

Locality

• Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently


Temporal locality:

 Recently referenced items are likely to be referenced again in the near future



Spatial locality:

Items with nearby addresses tend
 to be referenced close together in time



Locality Example

```
sum = 0;
for (i = 0; i < n; i++)
   sum += a[i];
return sum;</pre>
```

Data references

 Reference array elements in succession (stride-1 reference pattern).

Spatial locality

- Reference variable sum each iteration.

Temporal locality

Instruction references

- Reference instructions in sequence.
- Cycle through loop repeatedly.

Spatial locality

Temporal locality


Lecture Plan

- The memory abstraction
- Storage technologies and trends
- Locality of reference
- The memory hierarchy
- Cache basics
- Cache organization


Memory Hierarchies

- Some fundamental and enduring properties of hardware and software:
 - Fast storage technologies cost more per byte, have less capacity, and require more power (heat!).
 - The gap between CPU and main memory speed is widening.
 - True for: registers ↔ cache, cache ↔ DRAM, DRAM ↔ disk, etc.
 - Well-written programs tend to exhibit good locality.
- These fundamental properties complement each other beautifully.
- They suggest an approach for organizing memory and storage systems known as a **memory hierarchy**.
 - For each level k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1


Example Memory Hierarchy



Example Memory Hierarchy



Example Memory Hierarchy




Caches

- Cache: A smaller, faster storage device that acts as a staging area for a subset of the data in a larger, slower device.
- Fundamental idea of a memory hierarchy:
 - For each k, the faster, smaller device at level k serves as a cache for the larger, slower device at level k+1.
- Why do memory hierarchies work?
 - Because of locality, programs tend to access the data at level k more often than they access the data at level k+1.
 - Thus, the storage at level k+1 can be slower, and thus larger and cheaper per bit.

Big Idea: The memory hierarchy creates a large pool of storage that costs as much as the cheap storage near the bottom, but that serves data to programs at the rate of the fast storage near the top.

Intel Core i7 Cache Hierarchy

Processor package



L1 i-cache and d-cache:

32 KB, 8-way,

Access: 4 cycles

L2 unified cache:

256 KB, 8-way,

Access: 10 cycles

L3 unified cache:

8 MB, 16-way,

Access: 40-75 cycles

Block size: 64 bytes for all caches.


Examples of Caching in the Mem. Hierarchy

Cache Type What is Cached?		Where is it Cached?	Latency (cycles)	Managed By
Registers	4-8 bytes words	CPU core	0	Compiler
TLB	Address translations	On-Chip TLB	0	Hardware MMU
L1 cache	64-byte blocks	On-Chip L1	4	Hardware
L2 cache	64-byte blocks	On-Chip L2	10	Hardware
Virtual Memory	4-KB pages	Main memory	100	Hardware + OS
Buffer cache	Parts of files	Main memory	100	OS
Disk cache	Disk sectors	Disk controller	100,000	Disk firmware
Network buffer cache	Parts of files	Local disk	10,000,000	NFS client
Browser cache	Web pages	Local disk	10,000,000	Web browser
Web cache	Web pages	Remote server disks	1,000,000,000	Web proxy server


How does execution time grow with SIZE?

```
int array[SIZE];
int sum = 0;


for (int i = 0; i < 200000; i++) {
    for (int j = 0; j < SIZE; j++) {
        sum += array[j]; ← execute SIZE×200,000 times
    }
}</pre>
```




Actual Data



Processor-Memory Gap




Problem: Processor-Memory Bottleneck



cycle: single machine step (fixed-time)

Problem: lots of waiting on memory

Problem: Processor-Memory Bottleneck



cycle: single machine step (fixed-time)


Solution: caches

Lecture Plan


- The memory abstraction
- Storage technologies and trends
- Locality of reference
- The memory hierarchy
- Cache basics
- Cache organization

Cache Memories


- Cache memories are small, fast SRAM-based memories managed automatically in hardware
 - Hold frequently accessed blocks of main memory
- CPU looks first for data in cache
- Typical system structure:




General Cache Concepts



General Cache Concepts: Hit



General Cache Concepts: Miss



Data in block b is needed

Block b is not in cache: Miss!

Block b is fetched from memory

Block b is stored in cache

- Placement policy: determines where b goes
- Replacement policy: determines which block gets evicted (victim)

Types of Cache Misses

Cold (compulsory) miss

- Cold misses occur because the cache is empty.

Conflict miss

- Most caches limit blocks at level k+1 to a small subset (sometimes a singleton)
 of the block positions at level k.
 - E.g. Block i at level k+1 must be placed in block (i mod 4) at level k.
- Conflict misses occur when the level k cache is large enough, but multiple data objects all map to the same level k block.
 - E.g. Referencing blocks 0, 8, 0, 8, 0, 8, ... would miss every time.

Capacity miss

 Occurs when the set of active cache blocks (working set) is larger than the cache.

Lecture Plan


- The memory abstraction
- Storage technologies and trends
- Locality of reference
- The memory hierarchy
- Cache basics
- Cache organization

Why Caches Work

 Principle of Locality: Programs tend to use data and instructions with addresses near or equal to those they have used recently


Temporal locality:

Recently referenced items are <u>likely</u>
 to be referenced again in the near future



Spatial locality:

Items with nearby addresses <u>tend to</u>
 be referenced close together in time



Qualitative Estimates of Locality

- Claim: Being able to look at code and get a qualitative sense of its locality is a key skill for a professional programmer.
- Question: Does this function have good locality with respect to array a?

```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;

   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
   return sum;
}</pre>
```


```
int sum_array_rows(int a[M][N])
{
   int i, j, sum = 0;


   for (i = 0; i < M; i++)
        for (j = 0; j < N; j++)
            sum += a[i][j];
   return sum;
}</pre>
```

```
M = 3,
                                                                 a[0][0]|a[0][1]|a[0][2]|a[0][3]
int sum_array_rows(int a[M][N])
                                                        N = 4
                                                                  a[1][0] a[1][1] a[1][2] a[1][3]
     int i, j, sum = 0;
                                                                  a[2][0] a[2][1] a[2][2] a[2][3]
    for (i = 0; i < M; i++)
                                                                           1) a[0][0]
                                                       Access Pattern:
          for (j = 0; j < N; j++)
                                                                              a[0][1]
                                                        stride = 1
               sum += a[i][j];
                                                                              a[0][2]
                                                                           4) a[0][3]
     return sum;
                                                                              a[1][0]
                                                                              a[1][1]
                                                                              a[1][2]
                      Layout in Memory
                                                                              a[1][3]
                                                                              a[2][0]
                              [0] [0] [1] [1] [1] [1] [2] [2] [2] [2]
                                                                              a[2][1]
                              [2] [3] [0] [1] [2] [3] [0] [1] [2] [3]
     Note: 76 is just one
                                                                              a[2][2]
     possible starting
                                                                              a[2][3]
     address of array a
                                                 108
```

```
int sum_array_cols(int a[M][N])
{
   int i, j, sum = 0;

   for (j = 0; j < N; j++)
        for (i = 0; i < M; i++)
            sum += a[i][j];
   return sum;
}</pre>
```





```
M = 3,
                                                                  a[0][0]|a[0][1]|a[0][2]|a[0][3]
int sum_array_cols(int a[M][N])
                                                        N = 4
                                                                  a[1][0] a[1][1] a[1][2] a[1][3]
     int i, j, sum = 0;
                                                                  a[2][0] a[2][1] a[2][2] a[2][3]
    for (j = 0; j < N; j++)
                                                        Access Pattern:
                                                                              a[0][0]
          for (i = 0; i < M; i++)
                                                        stride = 4
                                                                              a[1][0]
               sum += a[i][j];
                                                                              a[2][0]
                                                                              a[0][1]
     return sum;
                                                                              a[1][1]
                                                                              a[2][1
                                                                              a[0][2]
                      Layout in Memory
                                                                              a[1][2]
                                                                              a[2][2]
                              [0] [0] [1] [1] [1] [1] [2] [2] [2] [2]
                                                                              a[0][3]
                              [2] [3] [0] [1] [2] [3] [0] [1] [2] [3]
     Note: 76 is just one
                                                                              a[1][3]
     possible starting
                                                                              a[2][3]
     address of array a
                                                  108
```

```
int sum_array_3d(int a[M][N][L])

    What is wrong with this code?

                     int i, j, k, sum = 0;
                                                                                                                                                  Access Pattern: stride-N×L

 How can it be fixed?

                    for (i = 0; i < N; i++)
                                 for (j = 0; j < L; j++)
                                                                                                                                                 Inner loop: i \rightarrow stride-1
                                               for (k = 0; k < M; k++)
                                                                                                                                                                           i \rightarrow stride-1
                                                           sum += a[k][i][j];
                                                                                                                                                                           k \rightarrow stride-N\times L
                     return sum;
                                                                                                                        Layout in Memory (M = 2, N = 3, L = 4)

      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [0]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [1]
      [
                a[2][0][0 a[2][0][1 a[2][0][2 a[2][0][3
        a[1][0][0|a[1][0][1|a[1][0][2|a[1][0][3
a[0][0][0]a[0][0][1|a[0][0][2|a[0][0][3
                                                                                                                   76
                                                                                                                                            92
                                                                                                                                                                    108
                                                                                                                                                                                              124
                                                                                                                                                                                                                       140
                                                                                                                                                                                                                                                156
                                                                                                                                                                                                                                                                          172
a[0][1][0|a[0][1][1|a[0][1][2|a[0][1][3|
a[0][2][0|a[0][2][1|a[0][2][2|a[0][2][3
```

Cache Performance Metrics

- Huge difference between a cache hit and a cache miss
 - Could be 100x speed difference between accessing cache and main memory (measured in *clock cycles*)
- Miss Rate (MR)
 - Fraction of memory references not found in cache (misses / accesses)
 - = 1 Hit Rate
- Hit Time (HT)
 - Time to deliver a block in the cache to the processor
 - Includes time to determine whether the block is in the cache
- Miss Penalty (MP)
 - Additional time required because of a miss

Let's think about those numbers

- Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- Would you believe 99% hits is twice as good as 97%?
 - Consider:
 cache hit time of 1 cycle
 miss penalty of 100 cycles
 - Average access time:
 - 97% hits: 1 cycle + 0.03 * 100 cycles = 4 cycles
 - 99% hits: 1 cycle + 0.01 * 100 cycles = 2 cycles
- This is why "miss rate" is used instead of "hit rate"

Can we have more than one cache?

- Why would we want to do that?
 - Avoid going to memory!
- Typical performance numbers:
 - Miss Rate
 - L1 MR = 3-10%
 - L2 MR = Quite small (e.g. < 1%), depending on parameters, etc.
 - Hit Time
 - L1 HT = 4 clock cycles
 - L2 HT = 10 clock cycles
 - Miss Penalty
 - P = 50-200 cycles for missing in L2 & going to main memory
 - Trend: increasing!

- (1) Optimize L1 for high HT
- (2) Optimize L2 for low MR

Summary

Memory Hierarchy

- Successively higher levels contain "most used" data from lower levels
- Exploits temporal and spatial locality
- Caches are intermediate storage levels used to optimize data transfers between any system elements with different characteristics

Cache Performance

- Ideal case: found in cache (hit)
- Bad case: not found in cache (miss), search in next level
- Average Memory Access Time (AMAT) = HT + MR \times MP
 - Hurt by Miss Rate and Miss Penalty

Lecture Plan


- Cache basics
- Principle of locality
- Cache organization

Cache Organization

- Block Size (B): unit of transfer between cache and main memory
 - Given in bytes and always a power of 2 (e.g. 64 bytes)
 - Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!

Cache Organization

- Block Size (B): unit of transfer between cache and main memory
 - Given in bytes and always a power of 2 (e.g. 64 bytes)
 - Blocks consist of adjacent bytes (differ in address by 1)
 - Spatial locality!
- Offset field
 - Low-order $log_2(B) = b$ bits of address tell you which byte within a block
 - (address) mod $2^n = n$ lowest bits of address
 - (address) modulo (# of bytes in a block)



Question



 If we have 6-bit addresses and block size B = 4 bytes, which block and byte does 0x15 refer to?

	Block Num	Block Offset
A.	1	1
B.	1	5
C.	5	1
D.	5	5
E.	We're lost	1

Question



 If we have 6-bit addresses and block size B = 4 bytes, which block and byte does 0x15 refer to?

	Block Num	Block Offset	0x 1 5
A.	1	1	0x 1 5 Address: 0b <u>0</u> 1 <u>0</u> 1/ <u>0</u> 1
B.	1	5	
C.	5	1	Offset width = $log_2(B) = log_2(4) = 2$ bits
D.	5	5	
E.	We're lost	1	

Cache Organization

- Cache Size (C): amount of data the cache can store
 - Cache can only hold so much data (subset of next level)
 - Given in bytes (C) or number of blocks (C/B)
 - Example: C = 32 KiB = 512 blocks if using 64-byte blocks
- Where should data go in the cache?
 - We need a mapping from memory addresses to specific locations in the cache to make checking the cache for an address fast
- What is a data structure that provides fast lookup?
 - Hash table!

Review: Hash Tables for Fast Lookup

Insert:

5

27


34

102


119

Apply hash function to map data to "buckets"


hash(27) % N (10) = 7




Review: Hash Tables for Fast Lookup



Place Data in Cache by Hashing Address



Place Data in Cache by Hashing Address



Practice Question

• 6-bit addresses, block size B = 4 bytes, and our cache holds S = 4 blocks.

 A request for address 0x2A results in a cache miss. Which set index does this block get loaded into and which 3 other addresses are loaded along with it?

Practice Question

• 6-bit addresses, block size B=4 bytes, and our cache holds S=4 blocks.

$$C = S \times B = 16$$
 bytes

$$b = log_2(4) = 2 bits$$

$$s = log_2(4) = 2 bits$$

 A request for address 0x2A results in a cache miss. Which set index does this block get loaded into and which 3 other addresses are loaded along with it?

Address:
$$0b \underline{10} |\underline{10}|\underline{10}$$

index offset

block number

addresses w/block number 1010

0b101000 = 0x28


0b101001 = 0x29

0b101010 = 0x2A


0b101011 = 0x2B

These are loaded into cache!

Place Data in Cache by Hashing Address




Tags Differentiate Blocks in Same Index



Checking for a Requested Address


- CPU sends address request for chunk of data
 - Address and requested data are not the same thing!
 - Analogy: your friend ≠ their phone number
- TIO address breakdown:



- Index field tells you where to look in cache
- Tag field lets you check that data is the block you want
- Offset field selects specified start byte within block
- Note: t and s sizes will change based on hash function

Checking for a Requested Address Example


- Using 8-bit addresses.
- Cache Params: block size (B) = 4 bytes, cache size (C) = 32 bytes (which means number of sets is C/B = 8 sets).
 - Offset bits (b) = $log_2(B) = 2 bits$
 - Index bits (s) = log_2 (number of sets) = 3 bits
 - Tag bits (t) = Rest of the bits in the address = 8 2 3 = 3 bits



- What are the fields for address 0xBA?
 - Tag bits (unique id for block):
 - Index bits (cache set block maps to):
 - Offset bits (byte offset within block):

Checking for a Requested Address Example

- Using 8-bit addresses.
- Cache Params: block size (B) = 4 bytes, cache size (C) = 32 bytes (which means number of sets is C/B = 8 sets).
 - Offset bits (b) = $log_2(B) = 2 bits$
 - Index bits (s) = $log_2(number of sets) = 3 bits$
 - Tag bits (t) = Rest of the bits in the address = 8 2 3 = 3 bits



- What are the fields for address 0xBA?
 - Tag bits (unique id for block): 0x5 101 110 10
 - Index bits (cache set block maps to): 0x656
 - Offset bits (byte offset within block): 0x2

Recap

- The memory abstraction
- Storage technologies and trends
- Locality of reference
- The memory hierarchy
- Cache basics
- Cache organization

Next: More on cache memories